MIL-SID-1750A (USAF) <u>2 July 1980</u> SUPERSEDING MIL-STD-1750 (USAF) 21 February 1979

MILITARY STANDARD

SIXTEEN-BIT COMPUTER INSTRUCTION SET ARCHITECTURE



-- U.S. GOVERNMENT PRINTING OFFICE: 1980-603-121,3202

iy (

í

ļ

:

FSC IPSC

DEPARTMENT OF DEFENSE Washington D.C. 20360

Sixteen-bit Computer Instruction Set Architecture MIL-STD-1750A (USAF)

1. This Military Standard is approved for use by the Department of the Air Force, and is available for use by all Departments and Agencies of the Department of Defense.

2. Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Aeronautical Systems Division, Attn: ASD/ENESS, Wright Patterson Air Force Base, Ohio 45433, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

CONTENTS

<u>Paragraph</u>	Page
1	SCOPE AND PURPOSE 1
1.1	Scope 1
1.2	Purpose 1
1.3	Applicability 1
1.4	Benefits 1
2	REFERENCED DOCUMENTS 1
-	
3	DEFINITIONS 1
3.1	Accumulator 1
3.2	Address 1
3.3	Arithmetic logic unit (ALU) 1
3.4	Avionics 1
3.5	Base register 1
3.6	Bit 1
3.7	Byte 1
3.8	Central processing unit (CPU) 1
3.9	Control unit 2
3.10	General purpose register 2
3.11	Index register 2
3.12	Input/output (I/O) 2
3.13	Instruction 2
3.14	Instruction counter (IC) 2
3.15	Instruction set architecture (ISA) 2
3.16	Interrupt 2
3.17	Memory 2
3.18	Operation code (OPCODE) 2
3.19	Operand 2
3.20	Page register 2
3.21	Programmed input/output (PIO) 2
3.22	Register 2
3.23	Register transfer language (RTL) 2
3.24	
3.25	Spare 2
3.26	Stack 2
3.27	Stack pointer 3
3.28	Status word register
3.29	
4	GENERAL REQUIREMENTS 3
4.1	Data formats 3
4.1.1	Single precision fixed point data 3
4.1.2	Double precision fixed point data 4
4.1.3	Fixed point operands 4
4.1.4	Results on fixed point overflow 4
4.1.5	Floating point data 4
4.1.6	Extended precision floating point data 5
4.1.7	Floating point operands 6

ł

•

üi

.

-

•

.

i. .

MIL-STD-1750A (USAF) 2 July 1980

4.1.8	Truncation of floating point results	-	-	-	-	6
4.1.9	Results of division	~	-	-	-	6
4.2	Instruction formats	-	-	-	-	7
4.2.1	Register-to-register format	-	-	-	-	7
4.2.2	Instruction counter relative format	-	_	_	_	7
4.2.3	Base relative format	-	-	_	-	7
4.2.4	Base relative indexed format		_	-	-	7
4.2.5	Long instruction format		-	_	_	8
	Immediate opcode extension format		_	_	_	8
4.2.6		~		_		8
4.3			-	-	-	0 8
4.3.1		~		-	-	8
4.3.2	Memory direct (D)	^	-	-	-	
4.3.3	Memory direct (D) Memory direct indexed (DX)	-	-	-		8
4.3.4	Memory indirect (I)		-	-	-	10
4.3.5	Memory indirect with pre-indexing (IX)	-		-	-	10
4.3.6	Immediate Iono (IN)	-		-	-	10
4.3.7	Immediate short (IS)		-	~	-	10
4.3.7.1	Immediate short nositíve (ISP)	-	-	-	-	10
4.3.7.2	Immediate short negative (ISN)	-		-	-	10
4.3.8	Instruction counter relative (ICR)	-	-	-	-	10
4.3.9	Base relative (B)		-	-	-	20
4,3.10	Base relative-indexed (8X)	-	-	-	-	10
4.3.11		-	-	-	-	10
4,4		-	-	-	-	20
4.4.1		~	-	-	-	10
4.4.2	Soprial registers ~	-	-	-	-	11
4.4.2.1	Instruction counter (IC)	-	_	-	_	11
4.4.2.2	General registers	_	-	-	-	11
4.4.2.3	Fault register (FT)	-		-	_	12
	Interrupt mask (MK)	-	-	-	_	13
4.4.2.4	Pending interrupt register (PI)	-		-	_	13
4.4.2.5	reading interrupt register (ri)			_	_	13
4.4.2.5	Input/output interrupt code registers (IOIC)(opt	langt	}	_	-	13
4.4.2.7	Page registers (optional)	-	-	-	-	
4.4.2.8	Memory fault status register (MFSR) (optional)	-	-	-		13
4.4.3	Stack	-			-	14
4.4.4	Processor initialization	-		-	-	14
4.4.4.1	Processor reset state	-		-	-	14
4.4.4.2	Power up	~		-	-	14
4.4.5	Interval timers (optional)		-	-	-	14
4.5	Nemory	-	-	-	-	15
4.5.1		-	-	-	-	15
4.5.1.1	Memory addressing arithmetic	-	-	-	-	15
4.5.1.2	Memory addressing boundary constraints	-	-	-	-	15
4.5.2	Expanded memory addressing (optional)	-	-	-	-	15
4.5.2.1	Group selection	-	-	-	-	15
4.5.2.2	Page register word format	_	-	-	-	15
4.5.2.3	Partial implementations of expanded memory addre	ssing		-	-	18
4.5.3	Memory parity (optional)	- 3	-	-	-	18
4.5.4	Memory block protect (optional)	-	-	-	-	18
4.5.5	References to unimplemented memory	_	-	-	-	18
4.5.6	Start up ROM (optional)	-	-	-	-	18
4.5.7	Reserved memory locations	-	-	-	_	18
	Interrupt control	-	-	-	_	18
4.6	interrupt coactor					10

•

4.6.1	Interrupts	
4.6.1.1	Interrupt acceptance	
4.6.1.2	Interrupt spftware control	
4.6.1.3	Interrupt priority definitions 21	
4,6.1.4	Interrupt vectoring mechanism 21	
4.7	Input/output 21	
4.7.1		
4.7.2	Input 22 Output 22	
4.7.3	Input/output commands 22	
4.7.4	Input/output command partitioning 22	
4,7.5	Input/output interrupts (optional) 22	
4.7.6	Dedicated I/O memory locations 22	
4.8		
	Instructions 22 Invalid instructions 22	
4.8.1	Mnemonic conventions 22	
4.8.2		
4.8.3		
4.8.4	Instruction set notation 23	
5	DETAILED REQUIREMENTS 29	
5		
5.1	Execute input/output 29	
5.2	Vectored input/output 33	
5.3	Set bit 34	
5.4	Reset bit	
5.5	Tast hit	
5.6	Test and set bit $ -$	
5.7	Set variable bit in register $ -$ 38	
5.8	Reset variable bit in register 39	
5.9	Test variable bit in register $ -$ 40	
5,10	Shift left logical 41	
5.11		
5.12	Shift right logical 42 Shift right arithmetic 43	
5.13	Shift left cyclic $ -$ 44	
5.14	Shift left cyclic 44 Double shift left logical 45	
5.15	Double shift right logical 46	
5,16	Double shift right logical 46 Double shift right arithmetic 47	
5,17	Double shift left cyclic 48	
5,18	Shift logical, count in register 49	
5,19	Shift arithmetic, count in register 50	
5.20	Shift cyclic, count in register 51	
5,21	Bouble shift logical, count in register 52	
5,22	Double shift arithmetic, count in register 53	
5,23	Double shift cyclic, count in register 54	
5,24	Jump on condition 55	
5.25	Jump to subroutine 57	
5,26	Subtract one and jump 58	
5.27	Branch unconditionally 59	
5,28	Branch if equal to (zero) ~ 60	
5.29	Branch if less than (zero) ~ 61	
5.30	Branch to executive	
5,31	Branch if less than or equal to (zero) 63	
5.32	Branch if greater than (zero) 54	
5.33	Branch if not equal to (zero)	
5,34	Branch if greater than or equal to (zero) 68	

(

۰.

۶....

1

¥

5.35	Load status			-	67
5.36	Stack IC and jump to subroutine			-	68
5.37	Unstack IC and return from subroutine			-	69
5.38	Single precision load			-	70
5.39	Double precision load			-	72
5.40	Load multiple registers	- .		-	73
5.41	Extended precision floating point load			-	74
	extended precision floating point load			_	75
5.42	code itom oppet offer	-		-	76
5.43				-	
5.44	top multiple registers of the seden			-	77
5.45	Single precision store			-	78
5.4 6	Store a non-negative constant			-	79
5.47	Move multiple words, memory-to-memory			-	80
5.48				-	81
5.49	Store register through mask			-	82
5.50	Store multiple registers			-	83
5.51	Extended precision floating point store			-	84
5.52	Store into upper byte			-	85
5.53				_	86
5.54	Push multiple registers onto the stack			-	87
	i bon marcipie regiocers enco ene orden			-	89
5.55	angle proclaton integer and			-	91
5.56	Increment memory by a positive integer			_	92
5.57	Single precision absolute value of register -			-	
5.58	abdule proclutor abdolate tatae of fog.				93
5.59	double precision integer and			-	94
5.60	Floating point add			-	95
5.61	Extended precision floating point add			-	97
5.62	Floating point absolute value of register -			-	98
5.63				-	99
5.64	Decrement memory by a positive integer			-	101
5.65	Single precision negate register			-	102
5.66				-	103
5.67	Double precision integer subtract			-	104
5.68	floating point subtract	. .		-	105
5.69	. Tolding point boot det			-	107
	Floating precision relating point souract			_	108
5.70	i lodeling polite negate legister		_	_	109
5.71	Single precision integer multiply with 16-bit pro	00CL			110
5.72	Single precision integer multiply with 32-bit pro-	auct	-	-	
5.73	Double precision integer multiply			-	111
5.74	Floating point multiply			-	112
5.75	Executed procession inducing point more pro-			-	114
5.76	Single precision integer divide with 16-bit divid	end -		-	116
5.77	Single precision integer divide with 32-bit divid	enđ -		-	117
5.78	Double precision integer divide			-	118
5.79	Floating point divide			-	119
5.80	Extended precision floating point divide			-	121
5.81	Inclusive logical OR			~	122
5.82		- .		-	123
5.83	Exclusive logical OR	_ .		-	124
5.84	Logical NAND			-	125
	Convert floating point to 16-bit integer	. .		-	126
5.85	Convert flucting point to forbing point -	_		-	127
5.86	Convert 16-bit integer to floating point	- ·			127
5.87	Convert extended precision floating point to 32-b	11 11	neger	-	120

•

.

.

•

;

.

•

MIL-STD-1750A (USAF) 2 July 1980 |

1

l

1

· _--

5.88	Convert 32-bit integer to extended precision floating point - 129	
5,89	Exchange bytes in register	
5.90	Exchange words in registers 131	
5.91	Single precision compare 132	
5.92	Compare between limits 133	
5.03	Double precision compare 134	
5.94	Floating point compare 135	
5.95	Extended precision floating point compare 136	
5,96	No operation 137	
5.97	Break point 138	
	INDEX 140	

.

MIL-STD-1750A (USAF) 2 July 1980

J

•

FIGURES

Figure									1	<u>Page</u>
1	Expanded memory mapping diagram	-	-	-	-	-	-	-	-	16
2	Interrupt system flowchart -									
3	Interrupt vectoring system -	-	-	-	-	-	-	-	-	21

_ - ___

.

.

.

;

.

•,

.

.

MIL-STD-1750A (USAF) 2 July 1980 Т

TABLES

Table		Page
I	Single precision fixed point numbers	3
II	Double precision fixed point numbers	4
III	32-bit floating point numbers	5
ĪV	48-bit extended floating point numbers	6
v	Addressing modes and instruction word format	g
VI	Processor reset state	· 14
VII	AL code to access key mapping	17
VIII	Interrupt definitions	19
IX	Input/output channel groups	23
X	Operation code matrix	27
XI	Extended operation codes	28

1 SCOPE AND PURPOSE

1.1 <u>Scope</u>. This standard defines the instruction set architecture (ISA) for airborne computers. It does not define specific implementation details of a computer.

1.2. <u>Purpose</u>. The purpose of this document is to establish a uniform instruction set architecture for airborne computers which shall be used in Air Force avionic weapon systems.

1.3 <u>Applicability</u>. This standard is intended to be used to define only the ISA of airborne computers. Systemunique requirements such as speed, weight, power, additional input/autput commands, and environmental operating characteristics are defined in the computer specification for each computer. Application is not restricted to any particular avionic function or specific hardware implementation by this standard. Generally, the ISA is applicable to, and shall be used for, computers that perform such functions as moderate accuracy navigation, computed air release points, weapon delivery, air rendezvous, stores management, aircraft guidance, and aircraft management. This standard is not restricted to implementations of "stand-alone" computers such as a mission computer or a fire control computer. Application to the entire range of avionics functions is encouraged such as stability and control, display processing and control, thrust management, and electrical power control.

1.4 <u>Benefits</u>. The expected benefits of this standard ISA are the use and re-use of available support software such as compilers and instruction level simulators. Other benefits may also be achieved such as: (a) reduction in total support software gained by the use of the standard ISA for two or more computers in a weapon system, and (b) software development independent of hardware development.

2 REFERENCED DOCUMENTS

Not applicable.

3 DEFINITIONS

3.1 <u>Accumulator</u>. A register in the arithmetic logic unit used for intermediate storage, algebraic sums and other arithmetic and logical results.

3.2 Address. A number which identifies a location in memory where information is stored.

3.3 <u>Arithmetic logic unit (AI.U)</u>. That portion of hardware in the central processing unit in which arithmetic and logical operations are performed.

3.4 <u>Avionics</u>. All the electronic and electromechanical systems and subsystems (hardware and software) installed in an aircraft or attached to it. Avionics systems interact with the crew or other aircraft systems in these functional areas: communications, navigation, weapons delivery, identification, instrumentation, electronic warfare, reconnaissance, flight control, engine control, power distribution, and support equipment.

3.5 <u>Base register</u>. Any general register used to provide the base address portion of the derived address for instructions using the base relative or base relative-indexed addressing modes.

3.6 <u>Rit</u>. Contraction of binary digit: may be either zero or one. In information theory, a binary digit is equal to one binary decision or the designation of one of two possible values or states of anything used to store or convey information.

3.7 <u>Byte</u>. A group of eight binary digits.

3.8 <u>Central processing unit (CPU)</u>. That portion of a computer that controls and performs the execution of instructions.

3.9 <u>Control unit</u>. That portion of hardware in the CPU that directs sequence of operations, interprets coded instructions, and initiates proper commands to other parts of the computer.

3.10 <u>General pumose register</u>. A register that may be used for arithmetic and logical operations, indexing, shifting, input, output, and general storage of temporary data.

3.11 <u>Index register</u>. A register that contains a quantity for modification of an address without permanently modifying the address.

3.12 Input/output (1/O). That portion of a computer which interfaces to the external world.

3.13 Instruction. A program code which tells the computer what to do.

3.14 Instruction counter (IC). A register in the CPU that holds the address of the next instruction to be executed.

3.15 Instruction set architecture (ISA). The attributes of a digital computer as seen by a machine (assembly) language programmer. ISA includes the processor and input/output instruction sets, their formats, operation codes, and addressing modes; memory management and partitioning if accessible to the machine language programmer; the speed of accessible clocks; interrupt structure; and the manner of use and format of all registers and memory locations that may be directly manipulated or tested by a machine language program. This definition excludes the time or speed of any operation, internal computer partitioning, electrical and physical organization, circuits and components of the computer, manufacturing technology, memory organization, memory cycle time, and memory bus widths.

3.16 <u>Interrupt</u>. A special control signal that suspends the normal flow of the processor operations and allows the processor to respond to a logically unrelated or unpredictable event.

3.17 <u>Memory</u>. That portion of a computer that holds data and instructions and from which they can be accessed at a later time.

3.18 Operation code (OPCODE). That part of an instruction that defines the machine operation to be performed.

3.19 <u>Operand</u>. That part of an instruction that specifies the address of the source, the address of the destination, or the data itself on which the processor is to operate.

3.20 <u>Page register</u>. A register which is used to supply additional address bits in paged memory addressing schemes.

3.21 <u>Programmed input/output (PIO)</u>. A type of I/O channel that allows program control of information transfer between the computer and an external device.

3.22 <u>Register</u>. A device in the CPU for the temporary storage of one or more words to facilitate arithmetical, logical, or transfer operations.

3.23 <u>Register transfer language (RTL)</u>. A language used to describe operations (upon registers) which are caused by the execution of each instruction.

3.24 <u>Reserved</u>. Must not be used.

3.25 <u>Spare</u>. A framework for usage is defined by the standard with particulars to be defined by the application requirements.

3.26 <u>Stack</u>. A sequence of memory locations in which data may be stored and retrieved on a last-in-first-out (1.1FO) basis.

3.27 Stack pointer. A register that points to the last item on the stack.

3.28 Status word register. A register whose state is defined by some prior event occurrence in the computer.

3.29 Word. Sixteen bits.

4 GENERAL REQUIREMENTS

4.1 <u>Data formats</u>. The instruction set shall support 16-bit fixed point single precision, 32-bit fixed point double precision, 32-bit floating point and 48-bit floating point extended precision data in 2's complement representation.

4.1.1 <u>Single precision fixed point data</u>. Single precision 16-bit fixed point data shall be represented as a 16-bit 2's complement integer number with the most significant bit (MSB) as the sign bit:

MSB	LSB
	*
S 	
0 1	15

Examples of single precision fixed point numbers are shown in table I.

TABLE I. Single precision fixed point numbers

Integer	16-Bit Hexadecimal Word
32767	7 F F F
16384	4000
4096	1000
2	0002
1	0001
0	0000
-1	FFF
-2	FFFE
-4096	F000
-16384	C O O O
-32767	8001
-32768	8000

4.1.2 <u>Double precision fixed point data</u>. Double precision 32-bit fixed point data shall be represented as a 32-bit 2's complement integer number with the most significant bit (MSB) of the first word as the sign bit.

MSB				LSB
S	(MSH)	1	(LSH)	1
0 1		15 16		31

Examples of machine representation for double precision fixed point numbers are shown in table II.

Integer 32-Bit Hexadecimal 2,147,483,647 7 F F F F F F F 1.073,741,824 4 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 2	Word
	•••••
2 0 0 0 0 0 0 2	
1 0 0 0 0 0 0 1	
0 0000000	
-1 FFFFFFF	
-2 FFFFFFE	
-1.073,741,825 C 0 0 0 0 0 0	
-2,147,483,647 8000001	
-2,147,483,648 8000000	

ţ

TABLE II. Double precision fixed point numbers

4.1.3 <u>Fixed point operands</u>. All operands for fixed point adds, subtracts, multiplies and divides are integer. A fixed point overflow shall be defined as arithmetic overflow if the result is greater than $7FFF_{16}$ or less than 8000_{16} for single precision and greater than 7FFF FFFF $_{16}$ or less than 8000_{16} for double precision.

4.1.4 <u>Results on fixed point overflow</u>. On fixed point operations which cause overflow, the operation shall be performed to completion as if the MSBs are present and the 16 LSBs for single precision or the 32 LSBs for double precision shall be retained in the proper register(s). Division by zero shall produce a fixed point overflow and return results of all zeros.

4.1.5 <u>Floating point data</u>. Floating point data shall be represented as a 32-bit quantity consisting of a 24-bit 2's complement mantissa and an 8-bit 2's complement exponent.

MSB -----|S[

0 1

	NIL-STD-1750A (USA 2 July 1980		
	LSB MSB	LSB	
Mantissa	Exponent	1	
	23 24	31	

Floating point numbers are represented as a fractional mantissa times 2 raised to the power of the exponent. All floating point numbers are assumed normalized or floating point zero at the beginning of a floating point operation and the results of all floating point operations are normalized (a normalized floating point number has the sign of the mantissa and the next bit of opposite value) or floating point zero. A floating point zero is defined as $0000\ 0000\ _{16}$, that is, a zero mantissa and a zero exponent (00_{16}). An extended floating point zero is defined as $0000\ 0000\ _{16}$, that is, a zero mantissa and a zero exponent. Some examples of the machine representation for 32-bit floating point numbers are shown in table III.

l Decimal Number	Hexadecimal Mantissa	Notation EXP
0.9999998 x 2 ¹²⁷	7FFF FF	7F
0.5×2^{127}	4000 00	7F
0.625×2^4	5000 00	04
0.5×2^1	• 4000 00	01
0.5×2^0	4000 00	00
0.5×2^{-1}	4000 00	FF
0.5×2^{-128}	4000 00	80
0.0 x 2 ⁰	0000 00	00
-1.0×2^{0}	8000 00	00
$-0.5000001 \times 2^{-128}$	BFFF FF	80
-0.7500001 x 2 ⁴	9FFF FF	04

TABLE III. 32-bit floating point numbers	Τ'Λ	BLE II	. 32-bit	floating po	<u>int numbers</u>
--	-----	--------	----------	-------------	--------------------

4.1.6 <u>Extended precision floating point data</u>. Extended floating point data shall be represented as a 48-bit quantity consisting of a 40-bit 2's complement mantissa and an 8-bit 2's complement exponent. The exponent bits 24 to 31 lay between the split mantissa bits 0 to 23 and bits 32 to 47. The most significant bit of the mantissa is the sign bit 0, and the least significant bit of the mantissa is bit 47.

Downloaded from http://www.everyspec.com

MIL-STD-1750A (USAF) 2 July 1980



Some examples of the machine representation of 48-bit extended floating point numbers are shown in table IV.

	J Hexa	adecimal N	lotation
Decimal Number	Mantissa (MS)	Exp	Mantissa (LS)
0.5×2^{127}	400000	7F	0000
0.5 x 2 ⁰	400000	00	0000
0.5×2^{-1}	400000	 FF	0000
0.5×2^{-128}	400000	80	0000
-1.0 x 2 ¹²⁷	800000	7F	0000
-1.0 x 2 ⁰	800000	00	0000
-1.0×2^{-1}	800000	FF	0000
-1.0×2^{-128}	800000	80	0000
0.0 × 2 ⁰ .	000000	00	0000
-0.75×2^{-1}	A00000	 FF	0000

TABLE IV.	48-bit extended	floating	point	numbers
-----------	-----------------	----------	-------	---------

For both floating point and extended floating point numbers, an overflow is defined as an exponent overflow and an underflow is defined as as exponent underflow.

4.1.7 Floating point operands. All operands for floating point instructions must be normalized or a floating point zero. A floating point overflow shall be defined as exponent overflow if the exponent is greater than $7F_{16}$. The results of an operation which causes a floating point overflow shall be the largest positive number if the sign of the resulting mantissa was positive, or shall be the smallest negative number if the sign of the resulting mantissa was negative. Underflow shall be defined as exponent underflow if the exponent is less than 80_{16} . The results of an operation which causes a floating point underflow shall be floating point zero. Separate interrupts are set for overflow and underflow. Only the floating point instructions shall set the underflow interrupt.

4.1.8 Truncation of floating point results. All floating point results shall be truncated toward negative infinity.

4.1.9 <u>Results of division</u>. The sign of any non-zero remainder is the same as the dividend for all division instructions; the remainder is only accessible for single precision integer divides with 16 bit dividends and for single precision integer divides with 32 bit dividends.

4.2 <u>Insertuction formats</u>. Six basic instruction formats shall support 16 and 32-bit instructions. The operation code (opcode) shall normally consist of the 8 most significant bits of the instruction.

4.2.1 <u>Register-to-register format</u>. The register-to-register format is a 16-bit instruction consisting of an 8-bit opcode and two 4-bit general register (GR) fields that typically specify any of 16 general registers. In addition, these fields may contain a shift count, condition code, opcode extension, bit number, or the operand for immediate short instructions.

MSB				LSB
	Opcode			
0		78	11 1	2 15

4.2.2 Instruction counter relative format. The Instruction Counter (IC) Relative Format is a 16-bit instruction consisting of an 8-bit opcode and an 8-bit displacement field.

MSI	B 		LSB
١	Opcode	Displace	•
0		7 8	15

4.2.3 <u>Base relative format</u>. The base relative instruction format is a 16-bit instruction consisting of a 6-bit opcode, a 2-bit base register field and an 8-bit displacement field. The base register (BR) field allows the designation of one of four different registers.

MS	8			LSB
()p (:00	ie BR Displacen	ient }
۵			5678	15
88	8	0	implies general regist	er 12:
BR	a	1	implies general regist	er 13.
88	=	2	implies general regist	er 14
BR	2	3	implies general regist	er 15

4.2.4 <u>Base relative indexed format</u>. The base relative indexed instruction format is a 16-bit instruction consisting of a 6-bit opcode, a 2-bit base register field, a 4-bit opcode extension and a 4-bit index register field. The base register (BR) field allows the designation of one of four different base registers and the index register (RX) field allows the designation of one of fifteen different index registers.

MSB		LSB
Opcod	e BR Op.Ex. RX]
0	5 6 7 8 11 12	15
BR = 0	implies general register	12
8R = 1	implies general register	13
BR = 2	implies general register	14
BR = 3	implies general register	15
RX	= 0 implies no indexing	

4.2.5 Long instruction format. The Long Instruction Format is a 32-bit instruction consisting of an 8-bit opcode, a 4-bit general register field. a 4-bit index register field and a 16-bit address field.

MSB				LSB
(Opcode	GR1	RX	16-Bit Address Field	ł
0		11 12		31

Typically, GR1 is one of the 16 general registers on which the instruction is performing the operation. RX is one of the 15 general registers being used as an index register. The 16-bit address field is either a full 16-bit memory address or a 16-bit operand if the instruction specifies immediate addressing.

4.2.6 <u>Immediate opcode extension format</u>. The immediate opcode extension format is a 32-bit instruction consisting of an 8-bit opcode, a 4-bit general register field, a 4-bit opcode extension and a 16-bit data field. Typically, GR1 is one of the 16 general registers on which the instruction is performing the operation. Op. Ex. is an opcode extension.

MSB			LSB
Opcode	GR1) Op.Ex. 16-Bit Immediate Data	ſ
0		11 12 15 16	31

4.3 <u>Addressing modes</u>. Table V specifies the instruction word format, the Derived Address (DA), and the Derived Operand (DO) for each addressing mode that shall be implemented. The smallest addressable memory word is 16 bits: hence, the 16-bit address fields allow direct addressing of 64K (65,536) words. There is no restriction on the location of double word operands in memory.

4.3.1 <u>Register direct (R)</u>. An addressing mode in which the instruction specified register contains the required operand. (With the exception of this address mode, DA denotes a memory address.)

4.3.2 <u>Memory direct (D)</u>. An addressing mode in which the instruction contains the memory address of the operand.

4.3.3 <u>Memory direct-indexed (DX)</u>. An addressing mode in which the memory address of the required operand is specified by the sum of the content of an index register and the instruction address field. Registers R1, R2, ..., R15 may be specified for indexing.

.

.

.

.

.

TABLEV. Addressing modes and instruction word format

AUDE	I ORMAN	00) GALARD (00)		DEFIVE ADDRI 55 (DA)	(va) ss tuc	51108
	4 9 9 1 1 1		FIL. PL. AND D. P.	s.r. + +	1	
Direct	0 7 6 11 12 15 0.0.1 84 1 84 1					Parandau Precision Flueting Point Autourtiuns
1 a 1		(88)	(RB,RB+1)	7	R0, RN • 1	l addressing ct I three aperands
	10 7 8 1 7 1 1 8 7 0					locatum at DA+1, and Da+2.
2. Hemory Direct	1 O.C. MA N.T. A					
-0- - ¥0-	HI-Q (Nov-Initered) Alo (Indered)	[A] [A·(81)]	[A.A.1] [A.(N.).A.1.(N.1]	A.(R.I.)	A.A+I A+(AL),A+1+(AX)	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1					
3. Memory Indirect	1 O.L. WA ME					
17	Ktod (Mun-findered) Rsid {[mutered]	[[[A]] [[A·(RL]]]	{[a].[a].[]].[a+{RE}].[]	((av)·k])	{a] { { [a], [a], [a], [a], [a, (u,)], 1 } { [a, (u,)], 1 } } }	
a Immediate Tong	11 12 12 12 12 12 12 12 12 12 12 12 12 1					
a. Nut Indatble	1 0.C. 1 8A 10CH 1 1					
. HI.				;		
	16					
b. fauv.ibla						
, HU L.	Al-O (Non-Indered) Al-O (Indered)	1 1•{#x}		::	• •	
5. Immediate Short	0 7 8 11 15 15					
a. Positivo	ų					
-dst.		(1-1)-	:	;		
b. Necalised						
125-1		(1+1)-				
	D 7 8 15					
G. /C Huiglive	1 0.0. 1 0 1					
- 121.		:		() •(()		1 -176,05,127
7. Hase Relative	41 9195 9					Disc registers. Ek-Alt, All. Ek-Alt, All.
e. Nat Inderible	t nc .wai				_	1 240 ALD.
, Q .		[[[]]]	[(##)+t+u0,[##]+u0]	(88)•00	(10)·1·nd'(11)·nd	05RU1255
	0 5 6 7 8 11 17 15					
b. Inderible	0.C. 8K' 0CK RK					
1 4 5 1 1 4 5 1	Rt.O (Mon-lade.ed) Rt/O (lade.ed)	[(24)+(84)] [(54)+(84)]	[[0#]] [[0#]-{##]-1] [] [[0#]-{##]-]] { [0#]	(BA) (bR)•(AZ)	(84).(85).1 (64).(81).(84).1.(81)	
						•

9

4.3.4 <u>Memory indirect (I)</u>. An addressing mode in which the instruction specified memory address contains the address of the required operand.

4.3.5 <u>Memory indirect with pre-indexing (1X)</u>. An addressing mode in which the sum of the content of a specified index register and the instruction address field is the address of the address of the required operand. Registers R1, R2, ..., R15 may be specified for pre-indexing.

4.3.6 <u>Immediate long (IM)</u>. There shall be two methods of Immediate Long addressing: one which allows indexing and one which does not. The indexable form of immediate addressing is defined in table V. If the specified index register, RX, is not equal to zero, the content of RX is added to the immediate field to form the required operand; otherwise the immediate field contains the required operand.

4.3.7 <u>Immediate short (IS)</u>. An addressing mode in which the required (4-bit) operand is contained within the (16bit) instruction. There shall be two methods of Immediate Short addressing: one which interprets the content of the immediate field as positive data, and a second which interprets the content of immediate field as negative data.

4.3.7.1 Immediate short positive (ISP). The immediate operand is treated as a positive integer between 1 and 16.

4.3.7.2 <u>Inunediate short negative (ISN)</u>. The immediate operand is treated as a negative integer between 1 and 16. Its internal form shall be a 2's complement, sign-extended 16-bit number.

4.3.8 Instruction counter relative (ICR). This addressing mode is used for 16-bit branch instructions. The contents of the instruction counter minus one (i.e., the address of the current instruction) is added to the sign extended 8-bit displacement field of the instruction. The sum points to the memory address to which control may be transferred if a branch is executed. This mode allows addressing within a memory region of 80_{16} to $7F_{16}$ words relative to the address of the current instruction.

4.3.9 <u>Base relative (B)</u>. An addressing mode in which the content of an instruction specified base register is added to the 8-bit displacement field of the (16-bit) instruction. The displacement field is taken to be a positive number between 0 and 255. The sum points to the memory address of the required operand. This mode allows addressing within a memory region of 256 words beginning at the address pointed to by the base register.

4.3.10 <u>Base relative-indexed (BX)</u>. The sum of the contents of a specified index register and a specified base register is the address of the required operand. Registers R1, R2, ..., R15 may be specified for indexing.

4.3.11 <u>Special (S)</u>. The special addressing mode is used where none of the other addressing modes are applicable.

4.4 Registers and support features.

4.4.1 <u>General registers</u>. The instruction set shall support a minimum of 16 registers (R0 through R15). The registers may be used as accumulators, index registers, base registers, temporary operand memory, and stack pointers with the following restrictions:

a.Only registers R1, R2, ..., R15 may be used as index registers (RX).

b.Only four registers, R12, R13, R14, and R15 may be used as base registers for instructions having the Base Relative address mode.

c.R15 is the implicit stack pointer for the Push and Pop Multiple instructions (Opcode $8F_{16}$ and $9F_{16}$).

d.The general registers are not in the logical memory address space.

c.Instructions having the Base Relative addressing mode have a single accumulator. The register pair (R0, R1) is the accumulator for double precision and floating point operations. Register R2 is the accumulator for single precision operations, except multiply and divide base relative also use R3.

The general registers shall functionally appear to be 16 bits in length. For instructions requiring a 32-bit operation, adjacent registers shall be concatenated to form effective 32-bit registers. Instructions requiring 48-bit operation shall concatenate three adjacent registers to form an effective 48-bit register.

When registers are concatenated, the register specified by the instruction shall represent the most significant word. The register set wraps around, that is, R15 concatenates with R0 for 32-bit operations and R15 concatenates with R0 and R1 for 48-bit operations.

4.4.2 <u>Special registers</u>. The instructions shall make use of the following special registers: instruction counter, status word, fault register, interrupt mask, pending interrupt register, and input/output interrupt code registers.

4.4.2.1 <u>Instruction counter (IC)</u>. A 16-bit register used for program sequencing. It allows instructions within a range of 65.536 words to be executed. It is external to the general registers. It is saved in memory when an interrupt is serviced.

4.4.2.2 <u>Status word (SW)</u>. The instruction set shall reference a 16-bit status word register whose state is defined by some prior event occurrence in the computer. The figure below indicates the format for the SW with the following paragraphs describing the meaning of the Condition Status (CS) field, reserved bits, the Processor State (PS) field, and the Address State (AS) field.

1	CS	ł	Reserved	ł	PS	ł	AS	1
0		34		7 B		11 12		15

CS Bits:

A four-bit field (bits 0 through 3) of the status word shall be dedicated to instruction results (i.e., instruction status bits) and is defined as condition status (CS). Bits 0, 1, 2, and 3 shall be identified as C, P, Z, and N, respectively, and their meanings are given by the following register transfer description:

 $C = (CS)_0 = 1$ if result generates a carry from an addition or no borrow from a subtraction

 $P = (CS)_i = 1$ if result is greater than (zero)

 $Z = (CS)_2 = 1$ if result is equal to (zero)

 $N = (CS)_3 = 1$ if result is less than (zero)

Reserved Bits: Bits 4 through 7 of the status word shall be reserved.

PS Bits: A four-bit field (bits 8 through 11) of the status word shall be dedicated to the processor state (PS) code. The code value defined by the PS shall be used for the following two functions:

For implementations which include the memory access lock feature of the expanded memory addressing option (see paragraph 4.5.2.2). PS shall define the memory access key code for all instructions and operand references to memory. References to memory during the interrupt recognition sequence for vector table pointer fetches and linkage/service parameter store/read references shall not use PS to define the memory access key code, but shall use an implied PS = 0 value.

PS shall determine the legal/illegal criteria for privileged instructions. When PS = 0 and a privileged instruction execution is attempted, the instruction shall be legal and shall be executed properly as defined. When PS = 0 and a privileged instruction execution is attempted, the

instruction shall be illegal, shall be aborted, and the privileged instruction fault bit in the fault register (FF₁₀) shall be set to one.

AS bits: A four-bit field (bits 12 through 15) of the status word shall be dedicated to the address state (AS) code. For implementations which do not include the expanded memory addressing option, an address state fault shall be generated for any operation which attempts to modify AS to a non-zero value. For implementations which include the expanded memory addressing option, AS shall define the group (pair) of page register sets to be used for all instruction and operand references to memory. References to memory during the interrupt recognition sequence for vector table pointer fetches and service parameter load references shall not use AS to define the operand page register set, but shall use an implied AS = 0 value. The linkage parameter store references shall use the AS field of the new status word. For partial implementations which include less than 16 groups of page register sets for the expanded memory addressing option (see paragraph 4.5.2.3), the address state fault bit in the fault register (FF₁₁) shall be set to one if any operation attempts to establish an AS value that is not implemented.

4.4.2.3 <u>Fault register (FT)</u>. The fault register is a 16-bit register used for indicating machine error conditions. The logical OR of the fault register bits is used to generate the machine error interrupt. The fault register shall be read and cleared by an XIO instruction. If a particular fault bit is not implemented, then the bit shall be set to zero. The fault bits shall be assigned as specified in the following:

0 1	2 3 4 5 6 7 8 9 10 11 12 13 14 15
I MEMOR IPROTEC	, , , , , , , ,
The bits shall have	e the following meaning when set to one (1):
Bit O:	CPU Memory Protection Fault. The CPU has encountered an access fault, write protect fault, or execute protect fault.
Bit 1:	DMA Memory Protection Fault. A DMA device has encountered an access fault or a write protect fault.
Bit 2:	Memory Parity Fault.
Bit 3:	PIO Channel Parity Fault.
Bit 4:	DMA Channel Parity Fault.
Bit 5:	Illegal I/O Command Fault. An attempt has been made to execute an unimplemented or reserved I/O command.
Bit 6:	PIO Transmission Fault. Other I/O error checking devices, if used, may be ORed into this bit to indicate an error.
Bit 7:	Spare.
Bit S:	Illegal Address Fault. A memory location has been addressed which is not physically present.
Bit 9:	Illegal Instruction Fault. An attempt has been made to execute a reserved code.

- Bit 10: Privileged Instruction Fault. An attempt has been made to execute a privileged instruction with PSE0.
- Bit H: Address State Fault. An attempt has been made to establish an AS value for an unimplemented page register set.
- Bit 12: Reserved.
- Bit 13: Built-in Test Fault. Hardware built-in test equipment (BITE) error has been detected.
- Rit 14-15: Spare BITE. These bits are for use by the designer for future defining (coding, etc.) the BITE error which is detected. This can be used with Bit 13 to give a more complete error description.

4.4.2.4 <u>Interrupt mask (MK)</u>. The interrupt mask register is software controlled and contains a mask bit for each of the system interrupts. The interrupt system is defined in paragraph 4.6.

4.4.2.5 <u>Pending interrupt register (PI)</u>. The pending interrupt request register is software and hardware controlled and contains the pending interrupts that are attempting to vector the instruction counter. A pending interrupt is set by a system interrupt signal. The pending interrupt bit that generates the interrupt request is cleared by hardware action during the interrupt processing prior to initiating software at the address defined by the new IC value. The register may be set, cleared, and read by the I/O instructions.

4.4.2.6 <u>Input/output interrupt code registers (IQIC)(optional)</u>. The input/output interrupt code registers, if implemented, are used to indicate which channel generated the input/output interrupt. One register is assigned for each of the two input/output interrupts. Each register is set by hardware to reflect the address of the highest priority channel requesting that level of interrupt. The address shall be 00_{16} for channel number 0, $0F_{16}$ for channel number 15, $7F_{16}$ for channel number 127, etc. The IOICs shall not be altered once the interrupt sequence has commenced until they are read by an I/O instruction.

MSB ·			 LSB
	Spare	l	1
0		78	 15

4.4.2.7 Page registers (optional). Up to 256 sixteen bit registers for optional expanded memory addressing.

4.4.2.8 <u>Memory fault status register (MFSR) (optional)</u>. The memory fault status register provides the page register selection designators associated with memory faults. The page register designators (below) captured by the MFSR are valid for the memory reference causing the fault.

-		RESERVED		
0	_	4	10 11	

LPA:

RESERVED: Must not be used.

10: Instruction/operand page set selector (1 = instruction).

Address of page register within the set.

AS: Address of selected group.

4.4.3 <u>Stack</u>. The instruction set shall support a stack mechanism. The operation of the stacking mechanism shall be such that the "last-in, first-out" concept is used for adding items to the stack and the Stack Pointer (SP) register always contains the memory address where the last item is stored on the stack. The stack provides for nested subroutine linkage using register 15. The stack shall also reside in a user defined memory area. Two instructions shall use register number 15 (R15) as the implied system stack pointer: Push Multiple registers, PSHM (see page \$7), and Pop Multiple registers, POPM (see page 77). The stack expands linearly toward zero as items are added to it.

Two instructions, Stack IC and Jump to Subroutine, SJS (see page 68), and Unstack IC and Return from Subroutine, URS (see page 69), allow the programmer to specify any of the 16 general registers as the stack pointer. The memory block immediately preceding the stack area may be protected (by user using memory protect RAM), thus providing a means of knowing (memory protect interrupt) when the stack limit is exceeded. The stack shall be addressed by the Stack IC and Jump to Subroutine, Unstack IC and Return from Subroutine, Push Multiple, and Pop Multiple instructions.

4.4.4 Processor initialization.

4.4.4.1 Processor reset state. Table VI defines the processor reset state:

TABLE VI. Processor reset state

<u>Register/Device/Function</u>	<u>Condition After Reset</u>
Instruction Counter	All zeros
Status Word	All zeros
Fault Register	All zeros
Pending Interrupt Register	All zeros
Interrupt Mask Register	All zeros
General Registers	Indeterminate
Interrupts	Disabled
Timers A & B	Started and all zeros ¹
Page Registers	Group O enabled ¹
Page Registers AL Field	All zeros ¹
Page Registers W Field	Zero ¹
Page Registers E Field	Zero ¹
Page Registers PPA field	Exact logical to physical 1
Memory Protect RAM	Disabled and all zeros ¹²
Start Up ROM	Enabled ¹
DMA Enable	Disabled ¹
Input Discretes	Indeterminate ¹
Trigger Go Indicator	Started ¹
Discrete Outputs	All zeros ¹
¹ If implemented (optional)	

÷

² Main Memory Globally Protected

4.4.4.2 <u>Power up.</u> Upon application of power, the processor shall enter the reset state, the normal power up discrete shall be set (if implemented), and execution shall begin.

4.4.5 <u>Interval timers (optional)</u>. If implemented, then two interval timers shall be provided in the computer and shall be referred to as Timer A and Timer B. Both timers can be loaded, stopped, started, and read with the commands described in the NIO paragraph (see page 29). The two timers shall be 16-bit counters which operate as

follows. Effectively, a one is automatically added to the least significant bit of the timer. Bit fifteen is the least significant bit and shall represent the specified increment value of that timer, i.e., either 10 or 100 microseconds. An interrupt request is generated when a timer increments from FFFF_{1b} to 0000_{16} . After power up, if the timers are not loaded by software, then an interrupt request is generated after 65.536 counts. A sample of the 16-bit counting sequence (shown in hex) is 0000, 0001, ..., 7FFF, 8000, ..., FFFF, 0000, ..., At system reset or power up, the timers are initialized in accordance with paragraph 4.4.4.1. The timers are halted when a breakpoint, BPT (see page 138), instruction is executed and the console is connected.

4.5 Memory.

4.5.1 <u>Memory addressing</u>. The instruction set shall use 16-bit logical addresses to provide for referencing of 65,536 words. When the expanded memory option (see paragraph 4.5.2) is not implemented, physical addresses shall equal logical addresses.

4.5.1.1 <u>Memory addressing arithmetic</u>. Arithmetic performed on memory logical addresses shall be modulo 65.536 such that references to the maximum logical address of FFFF₁₆ plus 1 shall be to logical address 0000₁₆.

4.5.1.2 <u>Memory addressing boundary constraints</u>. There shall be no odd or even memory address boundary constraints.

4.5.2 <u>Expanded memory addressing (optional)</u>. If used, then expanded memory addressing shall be performed via a memory paging scheme as depicted in figure 1. There shall be a maximum of 512 page registers in the page file (not in logical memory space). These shall functionally be partitioned into 16 groups with 2 sets per group and 16 page registers per set. Within a group, one set shall be designated for instruction references and the other set for operand references. The page size shall be 4096 words such that one set of 16 page registers shall be capable of mapping 65.536 words defined by a 16-bit logical address. The page group shall be selected by the 4-bit Address State (AS) field of the Status Word (SW). The instruction/operand set within the group shall be selected by the hardware that differentiates between instruction and operand memory references. The 4 most significant bits of any 16-bit logical address shall select the page register within that set. The 8-bit Physical Page Address (PPA) within the page register shall be concatenated with the 12 least significant bits of the logical address to form a 20-bit physical address, allowing addressing of 1,048,576 words of physical memory.

4.5.2.1 <u>Group selection</u>. During instruction and operand references to memory, the address state (Λ S) field of the status word shall be used to designate the page file group. During an interrupt recognition sequence, the operand set of group zero shall be used for vector table and pointer references to memory.

4.5.2.2 <u>Page register word format</u>. Each page register shall be 16 bits. The figure below indicates the format for the page register words with the following paragraphs describing the meaning of the access lock (AL) field, the execute protect (E) bit, the write protect (W) bit, reserved bits, and the Physical Page Address (PPA) field.

•	•	-	Reserved	-	PPA	1
0	3	4 5	i	78		15

AL Field: The access lock and key feature is optional if expanded memory addressing is implemented. If the access lock and key feature is not implemented, then the AL field shall always be zero. If it is implemented, then a 4-bit field (bits 0 through 3) of each page register shall contain the access lock (AL) code for the associated page register, which shall be used with the access key codes to determine access permission. The access key codes may be supplied by either the status word or the DMA channel. For each of the possible 16 values of the AL code, access shall be permitted for the reference according to table VII.

References supplying an unacceptable access key code shall not modify any memory location or general registers and an access fault shall be generated. An access fault resulting from a CPU reference attempt shall set fault register bit 0 to cause a machine error interrupt. An access fault



FIGURE 1. Expanded memory mapping diagram

<u>AL Code</u>	<u>Acceptable Access Key Codes</u>
0	0
1	0,1
2	0,2
3	0,3
4	0,4
5	0,5
6	0,5
7	0,7
8	0,8
9	0,9
A	0, A
В	0,8
С	0,0
D	0,0
- E	0,E
F	Q,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F

TABLE VII. Al. code to access key mapping

resulting from a DMA attempt shall set fault register bit 1 to cause a machine error interrupt. Note that the access lock and key codes defined in the above table have the following characteristics:

- a. An access lock code of F_{16} is an "unlocked" lock code and allows any and all access key codes to be acceptable.
- b.An access key code of 0 is a "master" key code and is acceptable to any and all access lock codes.
- c.Access key codes 1 through E_{16} are acceptable to only their own "matched" lock code or the "unlocked" lock code of F_{16} .
- d. An access key code of F_{16} is acceptable to only the "unlocked" lock code of F_{16} .
- E Bit: For instruction page register sets only, bit 4 shall be defined as the E bit and shall determine the acceptable/unacceptable criteria for read references for instruction fetches. When E = 1, any attempted instruction read reference designating that associated page register shall be terminated and an execute protect fault shall be generated. An execute protect fault shall set fault register bit 0 to cause a machine error interrupt.
- W Bit: For operand page registers only, bit 4 shall be defined as the W bit and shall determine the acceptable/unacceptable criteria for write references. When W = 1, any attempted write reference designating that associated page register shall not modify any memory location and a write protect fault shall be generated. A write protect fault resulting from a CPU reference attempt shall set fault register bit 0 to cause a machine error interrupt. A write protect fault resulting from a DMA reference attempt shall set fault register bit 1 to cause a machine error interrupt.

Reserved Bits: Bits 5 through 7 of all of the page registers shall be reserved and shall always be 0.

17

PPA Field: An eight-hit field (bits \$ through 15) of each page register shall be dedicated to the physical page address which is used to define the physical address as depicted in figure 1.

4.5.2.3 <u>Partial implementations of expanded memory addressing</u>. A given implementation of this standard may include a partial implementation of the expanded addressing option. That partial implementation may use 2, 4, or 8 groups of page registers as follows:

Number of Groups	<u>AS Group Codes</u>
2	0 and 1
4	0 through 3
8	0 through 7

Within any full or partial implementation, the lock feature may or may not be included.

4.5.3 <u>Memory parity (optional)</u>. If used, then bit 2 in the fault register shall be set to indicate a memory parity error.

4.5.4 <u>Memory block protect (optional)</u>. If used, shall be as described by the input/output instructions. For operations which contain multiple memory references, each store operation shall be as defined by the memory pretection for that specific memory address.

4.5.5 <u>References to unimplemented memory</u>. Attempted access to physical addresses which are not implemented shall generate an illegal address fault and shall cause the referencing action to terminate. An illegal address fault shall set fault register bit 8 to cause a machine error interrupt.

4.5.5 <u>Start up ROM (optional)</u>. If used, the start up read only memory (ROM) address range shall be contiguous starting from address 0 up to a maximum of 65,536, as required by the system application. When the start up ROM is enabled, if an 1/O or CPU store function is executed whose address is within the start up ROM, then the store is attempted into the main memory. When the start up ROM is enabled, if a read function (instruction or operand) is executed from either 1/O or the CPU whose address is to the start up ROM, then the read shall be from the start up ROM. When disabled, the start up ROM cannot be accessed.

4.5.7 <u>Reserved memory locations</u>. Locations 2 through 1F₁₆ are reserved. Locations 20₁₆ through 3F₁₆ are used by the hardware and the stored program as defined by table VIII.

4.6 Interrupt control.

4.6.1 Interrupts. The instruction set shall support a minimum of sixteen (16) interrupts as shown in table VIII. An interrupt request may occur at any time; however, the interrupt processing must wait until the current instruction is completed. An exception to this is the Move Multiple Word which may be interrupted after each single word transfer. The overall procedure for acceptance of, responding to, and processing of an interrupt shall be as illustrated by the flow chart of figure 2.

4.6.1.1 Interrupt acceptance. The interrupt system shall have the capability to accept external and internal interrupts. Figure 2 indicates the relationship between the interrupt signals, the pending interrupt register, the interrupt mask register, the priority control logic, the software controllable/accessible signals and the fundamental communications between the interrupt system and the CPU.

4.6.1.2 <u>Interrupt software control</u>. Software shall be able to input from or output to the interrupt mask register as well as the pending interrupt register. Also, software shall be able to disallow recognition of interrupts via the "disable interrupts" signal (without inhibiting interrupt acceptance into the pending interrupt register) and to allow recognition of interrupts via the "enable interrupts" signal. The disabling shall not allow any interrupts after the beginning of the disable instruction. The CPU's interrupt service hardware shall continue to "disable interrupts" for one instruction after the Enable Interrupts instruction has completed. Foll descriptions of the interrupt instructions

TABLE VIII. Interrupt definitions						
Interrupt Number	Interrupt Mask Bit	Linkage Pointer Address	Interrupt Service Pointer Address (Hex)			
0	0	20	21	Power Down (cannot be masked) or disabled)		
1	1	22	23	Machine Error (cannot be disabled)		
2	2	24	25	Spare		
3	3	26	27	Floating Point Overflow		
4	4	28	29	·Fixed Point Overflow		
5	 5	2A	28	Executive Call (cannot be) masked or disabled)		
6	6	2C	2D	Floating Point Underflow		
7	7	2E	2F	Timer A (if implemented)		
8	8	30 30	31	Spare		
9	9	32	33] Timer B (if implemented)		
10	10	34	35	Spare		
11	11	36	37	Spare		
12	12	38	39	Input/Output Level 1 (if implemented)		

Notes: Interrupt number 0 has the highest priority. Priority decreases with increasing interrupt number.

3B

3D

3F

Spare

Spare

Input/Output Level 2

(if implemented)

13

14

15

3A

3C

3E

13

14

15



FIGURE 2. Interrupt system flowchart

are given in the input/output instruction repertoire.

4.6.1.3 <u>Interrupt priority definitions</u>. The priority definitions of the interrupts and their required relationship to the interrupt mask and interrupt pointer addresses are illustrated in table VIII, Interrupt Definitions. The power down interrupt shall initiate the power down sequence and cannot be masked or disabled during normal operation of the computer. The executive call interrupt, used with the Branch to Executive instruction, BFX, (see page 62) viso cannot be masked or disabled. The machine error interrupt cannot be disabled but can be masked during normal operation of the computer. All other interrupts can be disabled and masked. If a floating point overflow/underflow or fixed point overflow condition occurs, then the instruction generating that condition shall be interrupted at its completion if the interrupt is unmasked and enabled.

4.6.1.4 <u>Interrupt vectoring mechanism</u>. The vectoring mechanism shall be as illustrated on figure 3. For each interrupt there shall be two fixed memory locations in the "vector table": (1) the tirst memory location (Linkage Pointer) shall be defined as the address of where to store the current (old) state of the computer (i.e., "old interrupt mask", "old status word", and "old instruction counter"); and (2) the second memory location (Service Pointer) shall be defined as the address of the next (new) state of the computer (i.e., "new interrupt mask", "new status word", and "old instruction counter"); and (2) the second memory location (Service Pointer) shall be defined as the address of the next (new) state of the computer (i.e., "new interrupt mask", "new status word", and "new instruction counter"). Returning from interrupts may be accomplished by executing the Load Status (LST/LSTI) instruction with the value/address of the Linkage Pointer for an address field.



FIGURE 3. Interrupt vectoring system

4.7 <u>Input/output</u>. In conjunction with the spare command codes, the I/O interrupts, and the I/O interrupt code registers, the I/O instructions provide a framework within which the user can implement his system interfaces. The particulars of the system interfaces outside of this framework (such as dedicated memory locations, channel register definitions, command code assignments/definitions, multiple channel priorities, page register access, etc.) are not included in this standard.

4.7.1 <u>Input</u>. The input instructions transfer data from an external I/O device or an internal special register to a CPU general register. This command is used to read data from peripheral devices, timers, status word, fault register, discretes, interrupt mask, etc. A full description of the input instructions is given in the instruction repertoire.

4.7.2 <u>Output</u>. The output instructions transfer data from a CPU general register to an external I/O device or special register. This command is used to write data to peripheral devices, discretes, start and stop timers, enable and disable interrupts and DMA, set and clear interrupt requests, masks and pending interrupt bits, etc. A full description of the output instructions is given in the instruction repertoire.

4.7.3 <u>Input/output commands</u>. Input/output commands are classified as mandatory, optional, reserved, or spare. Mandatory I/O commands must be implemented as defined. Optional I/O commands must be implemented as defined, if implemented. Reserved I/O commands must not be implemented. Spare I/O commands may be implemented as required by the application. Attempted execution of an unimplemented optional or spare I/O command or a reserved I/O command shall cause the illegal I/O command fault to be set in the fault register (FT_5) causing a machine error interrupt. Input/output command words shall be fully decoded. "TBDs" in input/output instruction descriptions refer to parameters to be determined by the application system requirements. Within these classifications, the use of the command is defined in the instruction description.

4.7.4 <u>Input/output command partitioning</u>. The I/O command space shall be divided into 128 channels. Up to 512 commands within each channel group (256 input and 256 output) may be used with each I/O interface. Table IX lists the 128 I/O channel groups. The attempted execution of an unimplemented 1/O command shall cause bit 5 of the fault register to be set, generate a machine error interrupt, and abort to completion.

4.7.5 <u>Input/output interrupts (optional)</u>. Input/output level 1 and level 2 interrupts are available to the user. Either interrupt level or both may be implemented for an interface as defined by the particular application specification. The interrupts shall be used in conjunction with the input/output interrupt code registers to provide 1/O channel to process communications. Two levels of interrupts allow easy differentiation of normal reporting from error reporting.

4.7.6 <u>Dedicated I/O memory locations</u>. If dedicated memory locations are used to communicate information to and/or from an I/O channel, these locations shall be consecutive memory locations starting at an implementation defined location. Locations 40_{16} through $4F_{16}$ are optional for I/O usage.

4.8 Instructions.

4.8.1 <u>Invalid instructions</u>. Attempted execution of an instruction whose first 16 bits are not defined by this standard shall cause the invalid instruction bit in the fault register (FT_9) to be set generating a machine error interrupt. All undefined bit patterns in the first 16 bits of an instruction are reserved.

4.8.2 <u>Mnemonic conventions</u>. Fach instruction has an associated mnemonic convention. In general, the operation is one or two letters, e.g., L for load, A for <u>a</u>dd, ST for <u>store</u>.

Floating point operations have a prefix of F, e.g., FL for floating load. FA for floating add.

Double precision operations have a prefix of D, e.g., DL for double load. DA for double add.

Extended precision floating point operations have a prefix of EF, e.g., EFA for extended precision floating point add.

Register-to-register operations have a suffix of R, e.g., AR for single precision add register-to-register, FAR for floating add register-to-register.

Indirect memory reference is indicated by a suffix I, e.g., I.1 for load indirect.

Immediate addressing, using the address field as an operand, is indicated by a suffix of IM, e.g., AIM for single

4.7.1 <u>Input</u>. The input instructions transfer data from an external I/O device or an internal special register to a CPU general register. This command is used to read data from peripheral devices, timers, status word, fault register, discretes, interrupt mask, etc. A full description of the input instructions is given in the instruction repertoire.

4.7.2 <u>Output</u>. The output instructions transfer data from a CPU general register to an external I/O device or special register. This command is used to write data to peripheral devices, discretes, start and stop timers, enable and disable interrupts and DMA, set and clear interrupt requests, masks and pending interrupt bits, etc. A full description of the output instructions is given in the instruction repertoire.

4.7.3 Innut/output commands. Input/output commands are classified as mandatory, optional, reserved, or spare. Mandatory I/O commands must be implemented as defined. Optional I/O commands must be implemented as defined, if implemented. Reserved I/O commands must not be implemented. Spare I/O commands may be implemented as required by the application. Attempted execution of an unimplemented optional or spare I/O command shall cause the illegal I/O command fault to be set in the fault register (FT₅) causing a machine error interrupt. Input/output command words shall be fully decoded. "TBDs" in input/output instruction descriptions refer to parameters to be determined by the application system requirements. Within these classifications, the use of the command is defined in the instruction description.

4.7.4 <u>Input/output command partitioning</u>. The I/O command space shall be divided into 128 channels. Up to 512 commands within each channel group (256 input and 256 output) may be used with each I/O interface. Table IX lists the 128 I/O channel groups. The attempted execution of an unimplemented I/O command shall cause bit 5 of the fault register to be set, generate a machine error interrupt, and abort to completion.

4.7.5 <u>Input/output interrupts (optional)</u>. Input/output level 1 and level 2 interrupts are available to the user. Either interrupt level or both may be implemented for an interface as defined by the particular application specification. The interrupts shall be used in conjunction with the input/output interrupt code registers to provide 1/O channel to process communications. Two levels of interrupts allow easy differentiation of normal reporting from error reporting.

4.7.6 <u>Dedicated I/O memory locations</u>. If dedicated memory locations are used to communicate information to and/or from an I/O channel, these locations shall be consecutive memory locations starting at an implementation defined location. Locations 40_{16} through $4F_{16}$ are optional for I/O usage.

4.8 Instructions.

4.8.1 <u>Invalid instructions</u>. Attempted execution of an instruction whose first 16 bits are not defined by this standard shall cause the invalid instruction bit in the fault register (FT_9) to be set generating a machine error interrupt. All undefined bit patterns in the first 16 bits of an instruction are reserved.

4.8.2 <u>Mnemonic conventions</u>. Fach instruction has an associated mnemonic convention. In general, the operation is one or two letters, e.g., L for load, A for add, ST for store.

Floating point operations have a prefix of F, e.g., FL for floating load. FA for floating add.

Double precision operations have a prefix of D, e.g., DL for double load, DA for double add.

Extended precision floating point operations have a prefix of EF, e.g., EFA for extended precision floating point add.

Register-to-register operations have a suffix of R, e.g., AR for single precision add register-to-register, FAR for floating add register-to-register.

Indirect memory reference is indicated by a suffix 1, e.g., 1.1 for load indirect.

Immediate addressing, using the address field as an operand, is indicated by a suffix of IM, e.g., AIM for single

	TABLE IX. <u>h</u>	iput/output channel groups
<u>Quipui</u>	Input	<u>Usage</u>
00XX	80XX \	PIO
03XX	83XX /	P10
04XX	84XX \	S - - - - - - - - -
1FXX	> 9fxx /	Spare
20XX	AOXX	Processor & Auxiliary Register Control
21XX	A1XX \	Deserved
2FXX	> AFXX /	Reserved
30XX	BOXX \	
3FXX	> BFXX /	Spare
40XX	COXX	Processor & Auxiliary Register Control
41XX	C1XX \	
4FXX	> CFXX /	Reserved
50XX	DOXX	Memory Protect RAM
51XX	DIXX	Norman Addapan Futuration
52XX	> D2XX /	Memory Address Extension (page register commands)
53XX	D3XX \	•
7F X X	> FFXX /	Spare

precision add immediate.

Use of indexing is specified in assembly language by the occurrence of the operational field after the address field,

e.g., FA A2,ALPHA,A5: floating add to register A2 from memory location ALPHA indexed by register A5.

4.8.3 <u>Instruction matrix</u>. Table X contains the order type matrix which relates each instruction operation code to an assigned symbol. The numbers shown across the top of the matrix are hexadecimal numbers which represent the higher order four bits of the operation code, and the hexadecimal numbers along the left side represent the lower order four bits of the operation code. Table XI contains the order types and assigned mnemonics for the extended Operation Code instructions.

4.8.4 <u>Instruction set notation</u>. The text and register transfer descriptions are intended to complement each other. Ambiguities or omissions in one are resolved by the other. The following definitions and special symbols are associated with the instruction descriptions.

.

.

MIL-STD-1750A (USAF) 2 July 1980

CPU Registers

R0, R1,, R15	The 16, 16-bit general registers
IC	Instruction Counter
SW	Status Word
CS	Condition Status. A 4-bit quantity that is set according to the result of instruction executions.
L.P	Linkage Pointer
SP	Stack Pointer; R15 for the Push and Pop Multiple instructions
SVP	Service Pointer
МК	Interrupt Mask Register
PI	Pending Interrupt Register
RA, RB	An unspecified general register
Addressing Mod	s S
R	Register Direct
D, DX	Memory Direct, Memory Direct-Indexed
l, IX	Memory Indirect, Memory Indirect with Pre-Indexing
IM, IMX	Immediate Long, Immediate Long with Indexing
ISP, ISN	Immediate Short with Positive Operand, Immediate Short with Negative Operand
ICR	IC-Relative
B, BX	Base Relative, Base Relative with Indexing
S	Special
<u>Data</u> Quantities	· · · ·
MSH, LSH	Most Significant Half, Least Significant Half
MSB, LSB	Most Significant Bit, Least Significant Bit
S.P. D.P., Ft. P.,	F.F.P. Abbreviation for "Single Precision," "Double Precision," "Floating Point," and "Extended Floating Point" operations, respectively.
МО	Floating Point Derived Operand mantissa (fractional part): DO ₀₋₂₃ (Ft.P), DO ₀₋₂₃ DO ₃₂₋₄₇ (E.F.P.)

.

1

EO	Floating point 8-bit 2's complement Derived Operand characteristic (exponent): DO ₂₄₋₃₁ MA
Floating point reg	ister accumulator mantissa (fractional part): $(RA, RA + 1)_{0.23}$ (Ft. P.), $(RA, RA + 1)_{0.23}$ (RA + 2) ₃₂₋₄₇ (E.F.P.)
ЕЛ	Floating point 8-bit 2's complement register accumulator characteristic (exponent): (RA,RA + 1)24-31
RQ, MP, MQ	An entity used for register level transfer description clarification. These registers are not part of the general register file.
<u>Miscellaneous</u>	
(X)	Contents of Register X
(X, X + 1)	Contents of concatenated Registers X and $X + 1$
[X]	Contents of memory address X
[X, X + 1]	Contents of sequential memory locations X and $X + 1$
OVM	Mantissa (fractional part) overflow
Exit	Indicates termination of present register transfer operation (except the setting of the CS bits)
DΛ	Derived Address
DO	Derived Operand
N, M, n	An integer number
DSPL	Displacement
X _n	If X is a CPU register or a data quantity (see above), then n specifies a bit position in X. If X is not a CPU register or a data quantity, then the number X is to the base n. If X is a number and $n = 16$, then X is a 2's complement hexadecimal number.
X ⁱ	If X is a CPU register or a memory address, then i specifies the state of X. This notation is used in the register transfer descriptions to refer to the contents of a CPU register or a memory address at different times (states) of the execution of the instruction. If X is not a CPU register or a memory address, then the number X is raised to the ith power.
<u>Symbols</u>	
<	Unilateral transfer designator
<>	Bilateral transfer designator
:	Comparison Designator
x	Indicates a "don't care" bit when used in a binary number

> Greater than <

Less than

• •

=	Fquals				
2	Greater than or equal				
2	Less than or equal				
t	Logical AND				
v	Logical OR				
θ	Exclusive OR				
-	Logical NOT				
l	Absolute value				
SNILL					
-------	-----------	---------------------------------------	----------------------	-----------------------------	---
-	9				
3	е У	BAL BR12.	BAL BR12.	GP12 OPA RA12 BAI BA12	OPN RA12 BAL BAL2"
197	888 	-6138 880	-CLAG KAN CING (140	-CLAS KAN CLNG 440	
SAA	<u></u> .	6RI BA14.	ORE UR14 CRE BR14.	NAIA ORE URIA CRE BAIA.	IAD DRI URIA CRE URIA
SI C		-51 H3 Fu0	-51 H3 Fu0	ORD THIS DUT CUIS-	
			AUDD GUNA	ANDB CALF	
1150			CLAB DONK	CLAB DONK	CLEA DONE TIMA DS1 (
USINA		· · · · · · · · · · · · · · · · · · ·			
DSI C	Ē	.0	CG BN12 K10"#	CG BN12 K10"#	CG BN12 K10"#
		.017	CB 5413 V10-#	CI BR12 V10-6	The set of
N.	SVBN	- IWW	Ce onte ixmi -		++++ -+++ -+++++++++++++++++++++++++++
N					
SCA			+CB DA12		+00 08412 +CB 0412
051			FCB BAIS	unts FCB Bats	1 + DA URIS + CH BAIS
.WVSQ			FCB 8014	BW14 FCB BM14	1 100 BW14 FCB 6814
0SCA			1 / C8 ON 13 1	BK15 1CB	5

TABLEX. Operation code matrix

Downloaded from http://www.everyspec.com

Privileged instructions

.

|

CGR (CBK CGR)CGR)CGR)CGR)CGR)CGR)CGR)CGR)		5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	F MBR F			F CBK		
IRA IRA <td></td> <td></td> <td>N GN J</td> <td></td> <td></td> <td></td> <td>TUNK </td> <td></td>			N GN J				TUNK	
DPA: Leai Oldak Sfeak DDA: Sfeak PDA: FOB: FOB: FOB: FOB: FOB: AUX UPA:A UPA:A Cost Sfeak DDA: Cost FCD: FCD: FCD: FCD: AUX UPA:A DDA: Cost Sfeak HD3: Cost FCD: AUX UPA:A DDA: Cost Sfeak FD3: Cost FCD: AUX UPA:A DDA: Cost Sfeak FD3: FD3: FD3: FCD: AUX UPA:A DDA: FD3: FD3: </td <td></td> <td>15.02</td> <td>X BH</td> <td>L DB H</td> <td>ē</td> <td>1CB1</td> <td>AND</td> <td>R HO</td>		15.02	X BH	L DB H	ē	1CB1	AND	R HO
0er 1.8.1 0.0.1 5.0r 0.01 1.8.1 1.00 1.00 0er 1.8.1 0.01 1.8.1 1.00 1.00 1.00 0er 1.8.1 1.8.1 1.8.1 1.00 1.00 1.00 0er 1.8.1 1.8.1 1.8.1 1.00 1.00 1.00 0er 1.8.1 1.8.1 1.8.1 1.00 1.00 0er 1.8.1 1.8.1 1.8.1 1.00 1.00 1.8.1 1.8.1 1.8.1 1.8.1 1.00 1.00 1.8.1 1.8.1 1.8.1 1.8.1 1.00 1.00 1.8.1 1.8.1 1.8.1 1.8.1 1.00 1.00 1.8.1 1.8.1 1.8.1 1.8.1 1.8.1 1.00		1221	1994		; ;	TCP.	ANDA	100
					5	10	IGNA	N RUO
	DN ONLY	MECH	5	Ţ		<u>.</u>		<u> </u>
	:-							
	; -;							



Downloaded from http://www.everyspec.com

.

1

.

************ -----

> 1 0ber

ł

09. 61.1

Decede

"limediate Opcode

Operand 2

;

•

5 DETAILED REQUIREMENTS

	5.1	Execute	input/output.
--	-----	---------	---------------

ADDR MODE	MNEMO	<u>DNIC</u>	<u>FC</u>	RMAT	<u>OPCODE</u>			
				8	4	4	16	
IM IMX		RA,CMD RA,CMD,RX		48	RA	RX	I CMD	1

DESCRIPTION: The input/output instruction transfers data between an external/internal device and the register RA. The Derived Operand, DO, specifies the operation to be performed or the device to be addressed. The immediate operand field may be viewed as an operation code extension field. Note that if indexing is specified, then the input/output operation or device address is formed by summing the contents of the register RX and the immediate field. This is a privileged instruction.

The mandatory and optional input/output immediate command fields are listed below.

Mandatory XIO Command Fields and Mnemonics

- 0YXX PO Programmed Output: This command outputs 16 bits of data from RA to a programmed I/O port. Y may be from 0 through 3.
- 2000 SMK Set Interrupt Mask: This command outputs the 16-bit contents of the register RA to the interrupt mask register. A "1" in the corresponding bit position allows the interrupt to occur and a "0" prevents the interrupt from occurring except for those interrupts that are defined such that they cannot be masked.
- 2001 CLIR Clear Interrupt Request: All interrupts are cleared (i.e., the pending interrupt register is cleared to all zeros) and the contents of the fault register are reset to zero.
- 2002 ENBL Enable Interrupts: This command enables all interrupts which are not masked out. The enable operation takes place after execution of the next instruction.
- 2003 DSBL Disable Interrupts: This command disables all interrupts (except those that are defined such that they cannot be disabled) at the beginning of the execution of the DSBL instruction.
- 2004 RPI Reset Pending Interrupt: The individual interrupt bit to be reset shall be designated in register RA as a right justified four bit code. (0_{16} represents interrupt number 0, F_{16} represents interrupt number 15). If interrupt 1_{16} is to be cleared, then the contents of the fault register shall also be set to zero.
- 2005 SPI Set Pending Interrupt Register: This command outputs the 16-bit contents of RA to the pending interrupt register. If there is a one in the corresponding bit position of the interrupt mask (same bit set in both the Pl and the MK), and the interrupts are enabled, then an interrupt shall occur after execution of the next instruction. If Pl₅ is set to 1, then N is assumed to be 0 (see paragraph 5.30).
- 200E WSW Write Status Word: This command transfers the contents of RA to the status word.
- 8YXX PI Programmed Input: This command inputs 16 bits of data into RA from the programmed I/O

XIO

MIL-STD-175(2 July 1980	DA (USAF)
	port. Y may be from 0 through 3.
л000 RMK	Read Interrupt Mask: The current interrupt mask is transfered into register RA. The interrupt mask is not altered.
A004 RPIR	Read Pending Interrupt Register: This command transfers the contents of the pending interrupt register into RA. The pending interrupt registervs not altered.
A00E RSW	Read Status Word: This command transfers the 16-bit status word into register RA . The status word remains unchanged.
A00F RCFR	Read and Clear Fault Register: This command inputs the 16-bit fault register to register RA. The contents of the fault register are reset to zero. Bit 1 in the pending interrupt register is reset to zero.
Optional XIO Co	ommand Fields and Mnemonics
2008 OD	Output Discretes: This command outputs the 16-bit contents of the register RA to the discrete output buffer. A "1" indicates an "on" condition and a "0" indicates an "off" condition.
200A RNS	Reset Normal Power Up Discrete: This command resets the normal power up discrete bit.
4000 CO	Console Output: The 16-bit contents (2 bytes) of register RA are output to the console. The eight most significant bits (byte) are sent first. If no console is present, then this command is treated as a NOP (see page 137).
4001 CLC	Clear Console: This command clears the console interface.
4003 MPEN	Memory Protect Enable: This command allows the memory protect RAM to control memory protection.
4004 ESUR	Enable Start Up ROM: This command enables the start up ROM (i.e., the ROM overlays main memory).
4005 DSUR	Disable Start Up ROM: This command disables the start up ROM.
4006 DMAE	Direct Memory Access Enable: This command enables direct memory access (DMA).
4007 DMAD	Direct Memory Access Disable: This command disables DMA.
4008 TAS	Timer A. Start: This command starts timer A from its current state. The timer is incremented every 10 microseconds.
4009 TAH	Timer A. Halt: This command halts timer A at its current state.
400A OTA	Output Timer A: The contents of register RA are loaded (i.e., jam transfered) into timer A and the timer automatically starts operation by incrementing from the loaded timer in steps of ten microseconds. Bit fifteen is the least significant bit and shall represent ten microseconds.
400B GO	Trigger Go Indicator: This command restarts a counter which is connected to a discrete output. The period of time from restart to time-out shall be determined by the system requirements. When the Go timer is started, the discrete output shall go high and remain high for

TBD milliseconds, at which time the output shall go low unless another GO is executed. The Go discrete output signal may be used as a software fault indicator.

- 400C TBS Timer B. Start: This command starts timer B from its current state. The timer is incremented every 100 microseconds.
- 400D TBH Timer B, Halt: This command halts timer B at its current state.
- 400F.OTB Output Timer B: The contents of register RA are loaded (i.e., jam transfered) into timer B and the timer automatically starts operation by incrementing from the loaded timer in steps of one hundred microseconds. Bit fifteen is the least significant bit and shall represent one hundred microseconds.
- 50XX LMP Load Memory Protect RAM (5000 + RAM address): This command outputs the 16-bit contents of register RA to the memory protect RAM. A "1" in a bit provides write protection and a "0" in a bit permits writing to the corresponding 1024 word memory block. The RAM word MSB (bit 0) represents the lowest number block and the RAM word LSB (bit 15) represents the highest block (i.e., bit 0 represents locations 0 through 1023 and bit 15 represents locations 15360 through 16383 for word zero). Each word represents consecutive 16K blocks of memory. The RAM words of 0 through 63 apply to processor write protect and words 64 through 127 apply to DMA write protect.
- 51XY WIPR Write Instruction Page Register: This command transfers the contents of register RA to page register Y of the instruction set group X.
- 52XY WOPR Write Operand Page Register: This command transfers the contents of register RA to page register Y of the operand set of group X.
- A001 RIC1 Read Input/Output Interrupt Code, Level 1: This command inputs the contents of the level 1 IOIC register into register RA. The channel number is right justified.
- A002 RIC2 Read Input/Output Interrupt Code, Level 2: This command inputs the contents of the level 2 IOIC register into register RA. The channel number is right justified.
- A008 RDOR Read Discrete Output Register: This command inputs the 16-bit discrete output buffer into register RA.
- A009 RDI Read Discrete Input: This command inputs the 16-bit discrete input word into register RA. A "1" indicates an "on" condition and a "0" indicates an "off" condition.
- A00B TPIO Test Programmed Output: This command inputs the 16-bit contents of the programmed output buffer into register RA. This command may be used to test the PIO channel by means of a wrap around test.
- A00D RMFS Read Memory Fault Status: This command transfers the 16-bit contents of the memory fault status register to RA. The fields within the memory fault status register shall delineate memory related fault types and shall provide the page register designators associated with the designated fault.
- C000 CI Console Input: This command inputs the 16-bits (2 bytes) from the console into register RA. The eight most significant bits of RA shall represent the first byte.

XIO

- C001 RCS Read Console Status: This command inputs the console interface status into register RA. The status is right justified.
- C00A ITA Input Timer A: This command inputs the 16-bit contents of timer A into register RA. Bit fifteen is the least significant bit and represents a time increment of ten microseconds.
- COOF ITB Input Timer B: This command inputs the 16-bit contents of timer B into register RA. Bit fifteen is the least significant bit and represents a time increment of one hundred microseconds.
- D0XX RMP Read Memory Protect RAM (D000 + RAM address): This command inputs the appropriate memory protect word into register RA. A "1" in a bit provides write protection and a "0" in a bit permits writing to the corresponding 1024 word memory block. The RAM word MSB (bit 0) represents the lowest number block and the RAM word LSB (bit 15) represents the highest block (i.e., bit 0 represents locations 0 through 1023 and bit 15 represents locations 15360 through 16383 for word zero). Each word represents consecutive 16K blocks of memory. The RAM words of 0 through 63 apply to processor write protect and words 64 through 127 apply to DMA write protect.
- DIXY RIPR Read Instruction Page Register: This command transfers the 16-bit contents of the page register Y of the instruction set of group X to register RA.
- D2XY ROPR Read Operand Page Register: This command transfer the 16-bit contents of page register Y of the operand set of group X to register RA.
- User defined XIO functions (see table IX).

REGISTER TRANSFER DESCRIPTION: Varies depending on the command field.

REGISTERS AFFECTED: Varies depending on the command field.

5.2 Vectored input/output.

ADDR MODE	<u>mnemo</u>	<u>)) [</u>	<u>F(</u>	<u>) RMA EZ</u>	<u>0P(</u>	<u>:00£</u>				
D	V10	RA , ADDR	•	8		4	4		16	
		•	,	40	1		0 Y I		4000	
DX	V10	RA, ADDR, RX		49	۱ • - - •	ка 	кл 	 	ADDR	

DESCRIPTION: The vectored input/output instruction performs the 1/O operation as specified by the input/output vector table starting at the derived address, DA, as shown below:



The input/output operation or device address is specified by the sum of the CMD and the product of the bit number of the bit set in the vector select times the contents of RA. This device address is then interpreted as specified by the XIO instruction (see paragraph 5.1) with the exception that I/O data is transfered to or from DA + 2 + i rather than RA (where i starts at zero and is incremented after each transfer). This is a privileged instruction.

REGISTER TRANSFER DESCRIPTION:

Step 1. n <-- 0 and i <-- 0;

- Step 2. if $[DA+1]_n = 1$, then I/O command = $[DA] + \{n \in (RA)\};$
- Step 3. if $[DA+1]_n=1$, then I/O data = [DA+2+i];
- Step 4. if $[DA+1]_n=1$, then i <-- i+1;
- Step 5. n < -n + 1, exit, if n = 16;
- Step 6. go to step 2;
- REGISTERS AFFECTED: None

5.3 Set bit.

ADDR MODE	<u>MNE M</u>	DNIC	<u>F(</u>	<u>)RMAT</u>	/0P(<u>:00</u>	<u>E</u>				
				8		4		4			
R	SDR	N, RB	1	51		N		RB	- -		
D	SB	N, ADDR		8		4		4		16	
DX	SB	N, ADDR, RX		50		N 		RX	 	ADDR	
				8		4		4		16	
I X 1	SB I SB I	N, ADDR N, ADDR, RX		52		N		RX		ADDR	

DESCRIPTION: Bit number N of the Derived Operand, DO, is set to one. The MSB is designated bit number zero and the LSB is designated bit number fifteen.

REGISTER TRANSFER DESCRIPTION:

DO_N <-- 1;

REGISTERS AFFECTED: RB

5.4 Reset bit.												
ADDR MODE	MNEMO	<u>INIC</u>	<u>F C</u>	<u>IRMAT</u> Z	<u>090</u>	<u>00</u>	£					
				8		4		4				
R	RBR	N, RB	 	54		N		RB				
				8		4		4			16	
D Dx	RB RB	N,ADDR N,ADDR,RX	l 	53	 	N	1	RX	1	l	ADDR	
				8		4		4			16	
I IX	RB I RB I	N, ADDR N, ADDR, RX	1	55		N		RX			ADDR	

<u>DESCRIPTION</u>: Bit number N of the Derived Operand, DO, is set to zero. The MSB is designated bit number zero and the LSB is designated bit number fifteen.

REGISTER TRANSFER DESCRIPTION:

 $DO_N < -- 0;$

ŧ

.

.

REGISTERS AFFECTED: RB

RBR, RB, RBI

5.5 Test bit.

ADDR MODE	<u>mn e m</u> i	<u>21 NC</u>	<u>F C</u>	RMAT.	/0P(:0D	<u>E</u>					
				8		4		4				
R	TBR	N, RB		57	1	N		RB				
D	тв	N, ADDR		8		4		4			16	
DX	Γ <u>β</u>	N, ADDR, RX	1	56		N		RX		 	ADDR	<u> </u>
				8		4		4			16	
I I X	TBI TBI	N, ADDR N, ADDR, RX	1	58		N		RX		1	ADDR	

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of the Derived Operand. DO, is tested. Then the Condition Status, CS, is set to indicate non-zero if bit number N of the DO contains a one. Otherwise CS is set to indicate zero. The MSB of the DO is designated bit number zero and the LSB of the DO is designated bit number fifteen.

1

REGISTER TRANSFER DESCRIPTION:

(CS) <-- 0010 if $DO_N = 0$ and $0 \le N \le 15$; (CS) <-- 0001 if $DO_N = 1$ and N = 0; (CS) <-- 0100 if $DO_N = 1$ and $1 \le N \le 15$;

REGISTERS AFFECTED: CS

5.6 Test and set bit.

ADDR MODE	<u>MNEM(</u>	DNIC	EC	RMAT /	<u>/0P(</u>		<u>E</u>				
D	TSB	N.ADDR		8		4		4		16	
U	130	H, AUUK									
DX	TSB	N, ADDR, RX		59	1	N	1	RX	1	ADDR	

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of the Derived Operand, DO, is tested and set to one. The CS is set according to the test.

Note: External memory accesses shall be inhibited until this instruction is complete.

REGISTER TRANSFER DESCRIPTION:

(CS) <-- 0010 and (DO_N) <-- 1 if $DO_N = 0$ and $0 \le N \le 15$; (CS) <-- 0001 if $(DO_N) = 1$ and N = 0; (CS) <-- 0100 if $(DO_N) = 1$ and $1 \le N \le 15$;

REGISTERS AFFECTED: CS

5.7 Set variable bit in register.

I

i

ADDR MODE	MNEMONIC	FORMAT/OPCODE
		8 4 4
R	SVBR RA, RB	5A RA RB

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of the register RB is set to one where the least significant four bits of the contents of register RA is N. Bits (RA)₀₋₁₁ have no effect on the operation. If RA = RB, then the count is determined first and then the appropriate bit is changed.

;

REGISTER TRANSFER DESCRIPTION:

 $(RB)_{N}$ <-- 1 where N = $(RA)_{12-15}$;

REGISTERS AFFECTED; RB

5.8 Reset variable bit in register.

<u>ADDR</u> MODE	MNEMONIC	FORMAT/OPCODE
		8 4 4
R	RVBR RA, RB	5C RA RB

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of register RB is set to zero where the least significant four bits of the contents of register RA is N. Bits (RA)₀₋₁₁ have no effect on the operation. If RA = RB, then the count is determined first and then the appropriate bit is changed.

REGISTER TRANSFER DESCRIPTION:

 $(RB)_{N} < -- 0$ where N = $(RA)_{12-15}$;

REGISTERS AFFECTED: RB

۱.

٠.

5.9 Test variable bit in register.

ADDR MODE	MNEMONIC	FORMAT/OPCODE
		8 4 4
R	TVBR RA,RB	5E RA RB

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of register RB is tested where the least significant four bits of the contents of register RA is N. The Condition Status, CS, is then set to indicate non-zero if bit number N of register RB is a one. Otherwise, CS is set to indicate zero.

.

1

REGISTER TRANSFER DESCRIPTION:

 $N = (RA)_{12-15}$

(CS)	<	0010	if	(RB _N)	=	0	and	0	<u>۲</u>	N <u><</u>	15;
(CS)	<	0001	if	(RB _N)	=	1	and	N	₽	0;	
(CS)	<	0100	if	(RB _N)	8	1	and	1	٢	N <u></u>	15;

REGISTERS AFFECTED: CS

5.10 Shift left logical. ADDR MODE MNEMONIC FORMAT/OPCODE 8 4 4 _ _ _ _ _ _ _ _ _ _ _ R SLL RB.N 60 |N-1 | RB | 1 <u>< N <</u> 16 1 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ DESCRIPTION: The contents of the Derived Address, DA (i.e., the contents of register RB) are shifted left logically N positions. The shifted result is stored in RB. The logical shift left operation is as follows: zeros enter the least significant bit position (bit 15) and bits shifted out of the sign bit position (bit 0) are lost. The condition status, CS, is set based on the result in register RB. N-1 = 0 represents a shift of one position. Note: N-1 = 15 represents a shift of sixteen positions. 0 15 | sabc| defg| hijk| 1mnp} EXAMPLE: RB Before Shift ------RB After Shift (N=4) -----| defg| hijk| 1mnp| 0000| **REGISTER TRANSFER DESCRIPTION:** (RB) <-- (RB) Shifted left logically by N positions;

(CS) <-- 0010 if (RB) = 0; (CS) <-- 0001 if (RB) < 0; (CS) <-- 0100 if (RB) > 0;

.

-

REGISTERS AFFECTED: RB, CS

5.11 Shift right logical.

ADDR MODE	<u>MIJE MO</u>	<u>INIC</u>	<u>F0</u>	<u>RMAT/</u>	OPCODE								
				8	4	-	4						
R	SRL	RB, N			N-1	-		-	1	2	N	٢	16

<u>DESCRIPTION</u>: The contents of the Derived Address, DA (i.e., the contents of register RB), are shifted right logically N positions. The shifted result is stored in RB. The logical shift right operation is as follows: zeros enter the sign bit position (bit 0) and bits shifted out of the least significant bit position (bit 15) are lost. The condition status, CS, is set based on the result in register RB.

Note:

N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

	0 1	15
EXAMPLE: RB Before Shift	sabc defg hijk 1mn	
RB After Shift (N=4)	0000 sabc defg hij	j k

÷

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted right logically by N positions;

(CS) <-- 0010 if (RB) = 0: (CS) <-- 0001 if (RB) < 0: (CS) <-- 0100 if (RB) > 0:

REGISTERS AFFECTED: RB, CS

5.12 Shift right arithmetic.

;

ŗ

ADDR MODE	MNEMO	NIC	<u>F0</u>	MAT/0	<u>PCODE</u>					
				8	4	4	•			
R	SRA	RB,N		62	N-1 	RE	3	1 <u><</u> N	<u>د</u> ا	16

DESCRIPTION: The contents of the Derived Address, DA (i.e., the contents of register RB), are shifted right arithmetically N positions. The shifted result is stored in RB. The arithmetic right shift operation is as follows: the sign bit, which is not changed, is copied into the next position for each position shifted and bits shifted out of the least significant bit position (bit 15) are lost. The condition status, CS, is set based on the result in register RB.

Note: $N \cdot 1 = 0$ represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

	0 15
EXAMPLE: RB Before Shift	sabc defg hijk lmnp
RB After Shift (N=4)	ssss sabc defg hijk

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted right arithmetically by N positions;

(CS) <-- 0010 if (RB) = 0; (CS) <-- 0001 if (RB) < 0; (CS) <-- 0100 if (RB) > 0;

REGISTERS AFFECTED: RB, CS

.-

SRA

5.13 Shift left cyclic.

ADDR MODE	<u>MNEM(</u>	<u>DNIC</u>	FORMAT/OPCODE
			8 4 4
R	SLC	RB,N	63 N−1 RB 1 <u><</u> N <u><</u> 16

- <u>DESCRIPTION</u>: The contents of the Derived Address, DA (i.e., the contents of register RB), are shifted left cyclically N positions. The shifted result is stored in RB. The cyclic left shift operation is as follows: bits shifted out of the sign bit position (bit 0) enter the least significant bit position (bit 15) and, consequently, no bits are lost. The conditions status, CS, is set based on the result in RB.
- <u>Note</u>: N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

	0 15
EXAMPLE: RB Before Shift	sabc defg hijk lmnp
RB After Shift (N=4)	defg hijk ìmnp sabc

ł

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted left cyclically by N positions;

(CS) <-- 0010 if (RB) = 0: (CS) <-- 0001 if (RB) < 0: (CS) <-- 0100 if (RB) > 0;

REGISTERS AFFECTED: RB, CS

5.14 Double shift left logical.

ADDR MOUL	MNEMONIC	<u>F O F</u>	<u>RHATZO</u>	DPCODE	
			8	4	4
R	DSLL RB.N		65	N-1	RB 1 <u><</u> N <u><</u> 16

<u>DESCRIPTION</u>: The concatenated contents of the Derived Address, DA, and DA +1 (i.e., the concatenated contents of RB and RB+1), are shifted left logically N positions. The shifted results are stored in RB and RB+1. The double left shift logical operation is as follows: zeros enter the least significant bit position of RB+1, bits shifted out of the sign bit position of RB+1 enter the least significant bit of RB and bits shifted out of the sign bit position of RB+1 enter the least significant bit of RB and bits shifted out of the sign bit position of RB+1 enter the least significant bit of RB and bits shifted out of the sign bit position of RB+1.

Note:

.

 $N \cdot 1 = 0$ represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

0	RB	15	ŋ	RB+1		15
s ₁ abc	defg hijk]wub	s ₂ qrs	tuvw	xyzz	zzzz

RB, RB+1 After Shift (N=4)

0	RB	15	0	RB+1	15
defg	hijk lmnp :	s ₂ qrs		w xyzz zzzz	

REGISTER TRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted left logically by N positions:

(CS) <-- 0010 if (RB,RB+1) = 0; (CS) <-- 0001 if (RB,RB+1) < 0; (CS) <-- 0100 if (RB,RB+1) > 0;

REGISTERS AFFECTED: RB, RB+1, CS

DSLL

MI	L-STD	-1750A	(USAF)
2	July	1980	

5.15 Double shift right logical.

ADDR MODE	MHEMONIC	FORMAT/OPCODE
		8 4 4
R	DSRL RB,N	66 N-1 RB 1 <u>≤</u> N <u>≤</u> 16

<u>DESCRIPTION</u>: The concatenated contents of the Derived Address, DA, and DA+1 (i.e., the concatenated contents of RB and RB+1), are shifted right logically N positions. The shifted results are stored in RB and RB+1. The double logical right shift operation is as follows: zeros enter the sign bit position of RB, bits shifted out of the least significant bit position of RB enter the sign bit position of RB+1 and bits shifted out of the least significant bit position of RB+1 are lost. The condition status, CS, is set based on the result in register RB and RB+1.

```
Note:
```

N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

0	RB	15	0	0 RB+1				
s ₁ abc	defg hijk	lwub	s ₂ qrs	tuvw xyzz	2222			

RB, RB+1 After Shift (N=4)

Ũ	RB	15	0	RB+1	15
1 000	O s ₁ abc defg	hijk]mn	p s ₂ qrs 1	uvw xyzz

REGISTER TRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted right logically by N positions;

(CS) <-- 0010 if (RB,RB+1) = 0; (CS) <-- 0001 if (RB,RB+1) < 0; (CS) <-- 0100 if (RB,RB+1) > 0;

REGISTERS AFFECTED: RB, RB+1, CS

5.16 Double shift right acithmetic.

ADDR MODE	<u>MNEMONIC</u>	FORMAT/OPCODE						
			8	4	4			
R	DSRA RB,N			N-1		1 <u>< n <</u> 16		

DESCRIPTION: The concatenated contents of the Derived Address, DA, and DA + 1 (i.e., the concatenated contents of RB and RB + 1), are shifted right arithmetically N positions. The shifted results are stored in RB and RB + 1. The double right shift arithmetic operation is as follows: the sign bit of RB, which is not changed, is copied into the next position for each position shifted, bits shifted out of the least significant position of RB enter the sign bit position of RB + 1, and bits shifted out of the least significant bit position of RB + 1 are lost. The condition status, CS, is set based on the result in register RB and RB + 1.

<u>Note:</u> N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

0 RB 15 0 RB+1 15 |s₁abc| defg| hijk|]mnp| |s₂qrs| tuvw| xyzz| zzzz|

RB, RB+1 After Shift (N=4)

0	RB			-	R8+1	15
	s ₁ abc	defg	hijk	1mnp	s ₂ qrs	tuvwį xyzzį

REGISTER TRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted right arithmetically by N positions;

(CS) <-- 0010 if (RB.RB+1) = 0; (CS) <-- 0001 if (RB.RB+1) < 0; (CS) <-- 0100 if (RB.RB+1) > 0;

REGISTERS AFFECTED: RB, RB+1, CS

.

5.17 Double sh	<u>ift left cyclic</u> .						
ADDR MODE	MUEMONIC	<u>F</u>	OPMAT	<u>09000E</u>			
			8	4	4		
R	OSLC RB,N	1	68	N-1	RB	1 <u>< N <</u> 16	
<u>DFSCRIPTION</u>	RB and RB+1. The dou position of RB enter the	 1), are shifted to ble left shift cycli least significant t the least significa 	ft cyclica ic operat bit positio int bit po	illy N posi ion is as fo on of RB- isition of F	tions, T flows: f 1, bits : B, and,	The shifted results are stored in bits shifted out of the sign bit shifted out of the sign bit consequently, no bits are lost.	
Note:	N-1 = 0 represents a shi	ft of one position	l .				
	N-1 = 15 represents a st	ift of sixteen pos	itions.				
	EXAMPLE: RB,	RB+1 Before	Shift				
	0 RB	• 15	0	RB+	1	15	
	s ₁ abc defg	hijk 1mnp	s2qr	s tuvv	xyz	zz zzzz	
	RB.	RB+1 After S	hift (N=4)	•		i
	0 RB	15	0	RB+	1	15	
	defg hijk]	nnp s ₂ qrs	tuvw	ı xyzz	ZZZZ	s ₁ abc	
REGISTER TR	ANSFER DESCRIPTION:						
	(R8,R8+1) Shifte	d left cycli	cally	by N or	citia		
(CS) < 00 (CS) < 00	10 if (RB,RB+1) ≈ 01 if (RB,RB+1) < 00 if (RB,RB+1) >	0: 0;		o j po			-
REGISTERS A	FFECTED: RB, RB+1,	cs					

÷

5.18 Shift logical, count in register.

ADDR MODE	<u>MNEMONIC</u>	FORMATIOPCODE
		8 4 4
R	SLR RA.RB	6A RA RB (RB) <u><</u> 16

<u>DFSCRIPTION</u>: The contents of register RA are shifted logically N positions, where N is the contents of register RB. If N is positive ((RB₀)=0), then the shift direction is left; if N is negative (2's complement notation, (RB₀)=1), then the shift direction is right. The condition status, CS, is set based on the result in RA.

Note: N = 0 represents a shift of zero positions.

If |N| > 16, the fixed point overflow occurs, no shifting takes place, and this instruction is treated as a NOP (see page 137).

The contents of RB remain unchanged, unless RA = RB; in this event the contents are shifted N positions.

(See "Description" of the logical shift instructions, SI.I. and SRI, (see pages 41 and 42), for the definition of shift operations.)

REGISTER TRANSFER DESCRIPTION:

 $PI_4 <--1$, exit, if |N| > 16;

(RA) <-- (RA) Shifted left logically by (RB) positions,

if $0 < (RB) \leq 16$;

(RA) <-- (RA) Shifted right logically by -(RB) positions.

if $0 > (R8) \ge -16$;

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, RB, CS, PI

49

SLR

5.19 Shift arithmetic, count in register.

ADOR MODE	MNEMONIC	FORMAT/OPCODE
		B 4 4
R	SAR RA, RB	6B RA RB (RB) <u><</u> 16
		······································

<u>DESCRIPTION</u>: The contents of register RA are shifted arithmetically N positions, where N is the contents of register RB. If N is positive ((RB₀)=0), then the shift direction is left; if N is negative (2's complement notation, (RB₀)=1), then the shift direction is right. The condition status, CS, is set based on the result in RA.

Note:

N = 0 represents a shift of zero positions.

If |N| > 16, the fixed point overflow occurs, no shifting takes place, and this instruction is treated as a NOP (see page 137).

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N positions.

(See "Description" of the arithmetic shift instruction SRA (see page 43) for definition of the right shift operation. Left shift causes "zeros" to be shifted into low order position of result.)

Fixed point overflow occurs if the sign bit changes during a left shift.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 < --1$, exit, if [N] > 16;

(RA) <-- (RA) Shifted left arithmetically (RB) positions,

if $16 \ge (RB) > 0$;

(RA) <-- (RA) Shifted right arithmetically -(RB) positions.

if $0 > (RB) \ge -16$;

 $PI_4 \leftarrow -1$, if (RA₀) changes during the shift;

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, RB, CS, PI

5.20 Shift evelic, count in register.

ADDR MODE	MNEMONIC	FORMAT/OPCODE
		8 4 4
R	SCR RA, RB	6C RA RB (RB) <u><</u> 16

<u>DESCRIPTION</u>: The contents of register RA are shifted cyclically N positions, where N is the contents of register RB. If N is positive $((RB_0)=0)$, then the shift direction is left; if N is negative (2's complement notation, $(RB_0)=1$), then the shift direction is right. The condition status, CS, is set based on the result in RA.

Note:

× . .

N = 0 represents a shift of zero positions.

If |N| > 16, the fixed point overflow occurs, no shifting takes place, and this instruction is treated as a NOP (see page 137).

(See "Description" of the cyclic shift instruction, SI.C (see page 44), for definition of shift operations.)

The contents of RB remain unchanged, unless RA = RB in this event, the contents are shifted N positions.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow 1$, exit, if |N| > 16;

(RA) <-- (RA) Shifted left cyclically by (RB) positions.

if D < (RB) < 16;

(RA) <-- (RA) Shifted right cyclically by -(RB) positions.

if $0 > (RB) \ge -16$;

(CS) $\langle -- 0010$ if (RA) = 0; (CS) $\langle -- 0001$ if (RA) $\langle 0;$ (CS) $\langle -- 0100$ if (RA) $\rangle 0;$

REGISTERS AFFECTED: RA, RB, CS, PI

5.21 Double shift logical, count in register.

ADDR MODE	MNEMONIC	FORMAT/OPCODE
		8 4 4
R	DSLR RA, RB	6D RA RB (RB) ≤ 32

- <u>DESCRIPTION</u>: The concatenated contents of registers RA and RA + 1 are shifted logically N positions where register RB contains the count, N. If the count is positive $((RB_0)=0)$, then the shift direction is left. If the count is negative (2's complement notation, $(RB_0)=1$), then the shift direction is right. The condition status, CS, is set based on the result in RA and RA + 1.
- <u>Note</u>: N = 0 represents a shift of zero positions.

If |N| > 32, the fixed point overflow occurs, no shifting occurs, and this instruction is treated as a NOP (see page 137).

(See "Description" of the double shift logical instructions. DSRL and DSLI. (see pages 46 and 45), for definition of shift operations.)

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N positions.

REGISTER TRANSFER DESCRIPTION:

```
PI_{a} \leftarrow 1, exit. if |N| > 32;
```

(RA,RA+1) <-- (RA,RA+1) Shifted left logically by (RB) positions

if $32 \ge (RB) > 0$;

(RA, RA+1) <-- (RA, RA+1) Shifted right logically by -(RB) positions

if $0 > (RB) \ge -32$;

(CS) (--0010 if (RA,RA+1) = 0;(CS) (--0001 if (RA,RA+1) < 0;(CS) (--0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA. RA+1, RB. CS. PI

5.22 Double shift arithmetic, count in register.

ADDR MODE	MNEMONIC	FORMATZOPCODE
		8 4 4
R	DSAR RA.RB	6E RA RB (RB) <u><</u> 32

<u>DESCRIPTION</u>: The concatenated contents of register RA and RA + 1 are shifted arithmetically N positions where register RB contains the count, N. If the count is positive $((RB_0)=0)$, then the shift direction is left. If the count is negative (2's complement notation, $(RB_0)=1$), then the shift direction is right. The condition status, CS, is set based on the result in RA and RA + 1.

Note: N = 0 represents a shift of zero positions.

If |N| > 32, the fixed point overflow occurs, no shifting occurs, and this instruction is treated as a NOP (see page 137).

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N positions.

(See "Description" of the double shift arithmetic instruction, DSRA (see page 47), for the definition of the right shift operation. Left shift causes "zeros" to be shifted into low order position of result.)

Fixed point overflow occurs if the sign bit is changed during a left shift.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 <--1$, exit, if |N| > 32;

ŧ

(RA,RA+1) <-- (RA,RA+1) Shifted left arithmetically (RB) positions.

if $32 \ge (RB) > 0$;

(RA,RA+1) <-- (RA,RA+1) Shifted right arithmetically -(RB) positions.

if $0 > (RB) \ge -32$;

 $PI_4 <--1$, if (RA₀) changes during the shift;

(CS) <-- 0010 if (RA,RA+1) = 0: (CS) <-- 0001 if (RA,RA+1) < 0: (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, RB, CS, PI

53

5.23 Double shift evelic, count in register.

ADDI MODE	<u>MNEMO</u>	<u>n1C</u>	<u>F0</u>	<u>RHA (</u>	/OP(<u>:00</u>	<u>E</u>				
				8		4		4			
R	OSCR	RA, RB	l 	6F	 	RA	1	RB	 	((RB))	<u><</u> 32
DESCRIPTION:	The concatenated contents of registers RA and RA + 1 are shifted cyclically N positions, where register RB contains the count. N. If the count is positive ((RB ₀)=0), the shift direction is left. If the count is negative (2's complement notation, (RB ₀)=1), the shift direction is right. The condition status, CS, is set based on the result in RA and RA + 1.										
Note:	N = 0	represents a shift of zero positi	ONS.								
		32, the fixed point overflow or ee page 137).	curs,	no shi	ifting	, OCC	urs	i, an	d th	is instructi	on is treated as a
		Description" of the double shift erations.)	cycli	c instr	uctic	n, f.	DSI	. <u>C</u> (see j	bage 48), f	or the definition of
	The cor position	ntents of RB remain unchanged	1, บกไ	ess R/	\ =	RB:	in	this	eve	nt, the con	tents are shifted N
REGISTER TRA	NSFER	DESCRIPTION:									
PI₄ < 1, ex	kit, il	F N > 32:									
(RA,RA+1) <	- (RA,I	RA+1) Shifted left cy	clic	ally	by	(R	B)	ро	sit	ions	
if :	32 <u> </u>	RB) > 0;									
(RA,RA+1) <	- (RA,I	RA+1) Shifted right c	ycli	call	y by	y - ((R	3)	pos	itions	
if	0 > (RI	B) ≥ -32;									
(CS) < 000 (CS) < 0100	1 if 0 if	(RA,RA+1) = D: (RA,RA+1) < O; (RA,RA+1) > O; : RA, RA+1, RB, CS, F	PI								

5.24 Jourp on condition.

.

.

ADDR MODE	MNENONIC		FORMAL/OPCODE						
_				8	4	4	16		
0	JC	C, LABEL							
DX	JC C,LABEL,RX		70	C	RX	LABEL	 		
				8	4	4	16		
I	JCI	C.ADDR							
IX	JCI C.ADDR.HX		71	C	RX 	ADDR	 		

DESCRIPTION: This is a conditional jump instruction wherein the instruction sequence jumps to the Derived Address, DA, if a logical one results from the following operation:

(1)	The 4-bit C field is bit-by-bit ANDed with the 4-bit condition status, CS

.

- (2) The resulting 4-bits are ORed together
- (3) or if C = 7 or C = F:

Otherwise, the next sequential instruction is executed.

Condition Code

<u>C</u> 2	<u>C</u> 16	Jump Condition	<u>Mnemonic</u>		
0000	0	NOP	-	-	-
0001	1	less than (zero)	LT	LZ	М
0010	2	equal to (zero)	EQ	ΕZ	-
0011	3	less than or equal to (zero)	LE	LEZ	NP
0100	4	greater than (zero)	GT	GZ	Ρ
0101	5	not equal to (zero)	NE	NZ	-
0110	6	greater than or equal to (zero)	GE	GEZ	NM
0111	7	unconditional	-	-	-
1000	8	carry	CY	-	-
1001	9	carry or LT	-	-	-
1010	Α	carry or EQ	-	-	-
1011	B	carry or LE	-	-	-
1100	С	carry or GT	-	-	-
1101	D	carry or NE	-	-	-
1110	Ε	carry or GE	-	-	-
1111	F	unconditional	-	-	-

IC'ICI

55

1

]

```
MIL-SID-1750A (USAF)

2 July 1980

<u>REGISTER TRANSFER DESCRIPTION</u>:

(IC) <-- DA if C = 7, or

if C = F, or

if (C_0 + CS_0) \vee (C_1 + CS_1) \vee (C_2 + CS_2) \vee (C_3 + CS_3) = 1;

<u>REGISTERS AFFECTED</u>: IC (if jump is executed)
```

•

·

5.25 Junp to subroutine.

ADDR MODE	NHE B	<u>0:11C</u>	<u>F</u> (<u>)!:!!ATZ</u>	09201	<u>96</u>			
D	JS RA.LABEL		8	4		4	16		
U U	43	INA, LADEL							
DX	JS	RA, LABEL, RX	1	72	R/	Λ 	RX	LABEL	1

<u>DESCRIPTION</u>: The value of the instruction counter (the address of the next sequential instruction) is stored into register RA. Then, the IC is set to the derived address, DA, thus effecting the jump. This sets up the return from subroutine to the address stored in the register RA, i.e., an indexed unconditional jump from location zero using RA as the index register shall transfer control to the instruction following the JS instruction.

Note: If RA = RX, then the derived address, DA, is calculated before the IC is stored in RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (IC);

(IC) <-- DA;

REGISTERS AFFECTED: RA, IC

JS

1

1

5.26 Subtract one and jump.

<u>AODR MODE</u>	<u>MNCMONIC</u>	<u>FORMAT/OPCODE</u>						
		8 4 4 16						
D	SOJ RA, LABEL							
DX	SOJ RA, LABEL, RX	73 RA RX LABEL						

<u>DESCRIPTION</u>: The 16 bit contents of register RA are decremented by one. Then if the content of register RA is zero, the next sequential instruction is executed. If the content of register RA is non-zero, then a jump to the Derived Address, DA, occurs.

Note: If RA = RX, then the derived address, DA, is calculated before RA is decremented.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) - 1;

(IC) <-- DA if (RA) \neq 0;

(CS) <-- 0010 if (RA) = 0;(CS) <-- 0001 if (RA) < 0;(CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS, IC (if the jump is executed)

ADDR MODE MNUMMALC			<u>F(</u>	RMAT/	<u>orc(</u>	<u>DDE</u>		
				8		8		
ICR	BR	LABEL	1		I		!	-128 <u><</u> D <u><</u> 127

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA.

REGISTER IRANSFER DESCRIPTION:

(IC) <-- DA ;

: • • • • REGISTERS AFFECTED: IC

_

5.28 Branch if contal to (zero).

ADDR MODE	MNEMONIC	FORMAT/OPCODE
		8 8
ICR	BEZ LABEL	75 D −128 <u>≤</u> D <u>≤</u> 127

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

(IC) \leftarrow -- DA if (CS) = X010;

REGISTERS AFFECTED: IC (if the jump is executed)

I.

i

5.29 Branch if less than (zero).

AODR MODE	MNEMONIC		FORMAT/OPCODE					
				8		8		
ICR	BLT	LABEL		76		D	-128 <u>≤</u> D <u>≤</u> 127	

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is less than (zero). Otherwise, the next sequential instruction is executed.

REGISTER IRANSFER DESCRIPTION:

(IC) <-- DA if (CS) = X001;

<u>REGISTERS</u> <u>AFFECTED</u>: IC (if the jump is executed)

BI.T

5.30 Branch to executive.

ADDR MODE	MNEMONIC	EORNAT/OPCODE
		8 4 4
S	BEX N	77 0000 N

IDESCRIPTION: This instruction provides a means to jump to a routine in another address state, AS. It is typically used to make controlled, protected calls to an executive. The 4-bit literal N selects one of 16 executive entry points to be used. Execution of this instruction causes an interrupt to occur using the EXEC call interrupt vector (interrupt 5). The new IC is loaded from the Nth location following the SW in the new processor state. The linkage pointer (LP), service pointer (SVP), and the new processor state (new MK, new SW, and new IC) are fetched from address state zero. The current processor state (old MK, old SW, and old IC) are stored in the address state specified by the new SW AS field. Interrupts are disabled when BEX is executed. The EXEC call interrupt cannot be masked or disabled. Arguments associated with the BEX instruction are passed by software convention. The processor lock and key function is ignored when this instruction is executed. An attempt to branch into an execute protected area of memory shall result in FT₀ being set to 1.

<u>REGISTER TRANSFER DESCRIPTION</u>:

(RQ,RQ+1,RQ+2) <-- (MK,SW,IC);

 $(SVP) <-- [2B_{16}], where AS = 0;$

PI5 <-- 1;

(MK, SW, IC) <-- [(SVP), (SVP)+1, (SVP)+2+N)], where AS = 0;

 $(LP) <-- [2A_{16}], where AS = 0;$

 $[(LP), (LP)+1, (LP)+2] <-- (RQ, RQ+1, RQ+2), where AS = SW_{12-15};$

REGISTERS AFFECTED: MK, SW, IC. PI
5.31 Branch if less than or equal to (zero).

ADDR MODE	MMEMONIC	FORMATZUPCODE
		8 8
ICR	BLE LABEL	78 D −128 <u>≤</u> D <u>≤</u> 127

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is less than or equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

. •

(IC) <-- DA if (CS) = X010 or (CS) = X001;

REGISTERS AFFECTED: IC (if the jump is executed)

5.32 Branch if greater than (zero).

ADDR MODE	MNEMO	NIC	FORMAT/OPCODE
			8 8
ICR	BGT	LABEL	79 D −128 <u><</u> D <u><</u> 127

<u>DESCRIPTION</u>: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is greater than (zero). Otherwise, the next sequential instruction is executed.

.....

REGISTER TRANSFER DESCRIPTION:

(IC) <-- DA if (CS) = X100;

REGISTERS AFFECTED: IC (if the jump is executed)

5.33 Branch if not equal to (zero).

AUDR LIDDE	MNEMONIC	FORMAT/OPCODE
		8 8
ICR	BNZ LABEL	7A D −128 <u><</u> D <u><</u> 127

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is not equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

(IC) <-- DA if (CS) = X100 or (CS) = X001;

REGISTERS AFFECTED: IC (if the jump is executed)

BNZ

5.34 Branch if greater than or equal to (zero).

ADDR MODE	<u>MN E MC</u>	DNIC	<u>FC</u>	RMATA	<u>09C(</u>	<u> 100</u>	
				8		8	
ICR	BGE	LABEL		7B		D	-128 <u>≤</u> D <u>≤</u> 127

<u>DESCRIPTION</u>: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is greater than or equal to (zero). Otherwise, the next sequential instruction is executed.

;

REGISTER TRANSFER DESCRIPTION:

(IC) \leftarrow -- DA if (CS) = X100 or (CS) = X010;

<u>REGISTERS</u> <u>AFFECTED</u>: IC (if the jump is executed)

5.35 Load status.													
ADUR MODE	<u>ынемо</u>	<u>ANEMONIC</u>			FORMAT/OPCODE								
р	LST	4000		8	4	4	16						
D DX	LST	ADDR ADDR, RX	 	7D	100001	RX	ADD	R į					
I	LSTI	ADDR		8	4	4	16						
IX	LSTI	ADDR, RX		7C	100001	RX	ADD	R					

<u>DESCRIPTION</u>: The contents of the Derived Address, DA, and DA + 1, and DA + 2 are loaded into the Interrupt Mask register, Status Word register and Instruction Counter, respectively. This is a privileged instruction.

Note:This instruction is an unconditional jump and is typically used to exit from an interrupt routine.DA, DA + I, and DA + 2. in this typical case, contain the Interrupt Mask, Status Word, and
Instruction Counter values for the interrupted program and the execution of LST causes the
program to return to its status prior to being interrupted.

REGISTER TRANSFER DESCRIPTION:

(MK, SW, IC) <-- [DA, DA+1, DA+2];

REGISTERS AFFECTED: MK, SW, IC

5.36 Stack JC and jump to subroutine.

DR MODE MNEMONIC			FORMAT/OPCODE							
			8		4	4		16		
212	RA,LABEL									
SJS	RA, LABEL, RX	1	7E]	RA	j RX		LABEL	1	
	SJS	MNEMONIC SJS RA,LABEL SJS RA,LABEL,RX	SJS RA,LABEL	SJS RA,LABEL	SJS RA,LABEL	B 4 SJS RA,LABEL	B 4 4 SJS RA,LABEL	B 4 4 SJS RA,LABEL	B 4 4 16 SJS RA,LABEL	

DESCRIPTION: The contents of register RA are decremented by one. The address of the instruction following the SJS instruction is stored into the memory location pointed to by RA. Program control is then transferred to the instruction at the Derived Address, DA. RA is the stack pointer and can be selected by the programmer as any one of the 16 general registers.

3

٩.

Note: If RA = RX, then the derived address, DA, is calculated before RA is decremented.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) - 1;

[(RA)] <-- (IC):

- (IC) <-- DA;
- REGISTERS AFFECTED: IC, RA

5.37 Unstack IC and return from subrouting.

ADDR MODE	<u>INFMONIC</u>	FORMAT/OPCODE				
		8 4 4				
S	URS RA	7F RA 0				

<u>DESCRIPTION</u>: The contents of the memory location pointed to by register RA is loaded into the instruction counter, IC. RA is then incremented by one. Any one of the 16 general registers may be designated as the stack pointer. This instruction is the subroutine return for SJS. Stack and Jump to Subroutine.

REGISTER TRANSFER DESCRIPTION:

- (IC) <-- [(RA)];
- (RA) <-- (RA) + 1;

REGISTERS AFFECTED: RA. IC

;

Ĵ

MIL-STD-1750A (USAF) 2 July 1980

5.38 Single precision load.

I

ADDR MODE	<u>MNEMO</u>	<u>DNIC</u>	<u>F0</u>	RMAT	<u>/0P</u>	<u>COD</u> :	<u>E</u>					
				8		4		4				
R	LR	RA, RB		81		RA		RB	1			
			4	2	2	2		8				
В	LB	BR, DSPL	0	0) B	R'	 [SP	 L	-	$12 \leq BR \leq 15$ BR' = BR - 12 RA = R2	
			4	2	2	2	4		4			
BX	LBX	BR,RX	 4 	(B	 R' 	0	 	RX	 -	12 <u>≤</u> BR <u>≤</u> 15 BR' = BR - 12 RA = R2	
				8		4		4				
ISP	LISP	RA,N		8Ż		RA	11	-1 		1	<u>≤ N ≼</u> 16	
				8		4		4				
ISN	LISN	RA,N		83		RA		1-1	1	1	<u>s n s</u> 16	
				8		4		4			16	
D DX	Ĺ Ĺ	RA, ADDR RA, ADDR, RX	1	80		RA	1	RX			ADDR	
				8		4		4			16	
IM IMX	LIM LIM	RA,DATA RA.DATA,RX		85		RA		RX			DATA j	
_				8		4		4			16	
IX	LI LI	RA, ADDR RA, ADDR, RX	1	84	1	RA		RX	11		ADDR	

DESCRIPTION: The single precision Derived Operand, DO, is toaded into the register RA. The Condition Status, CS, is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- DO;

ł

(CS)	<	0010	if	(RA)	=	0;
(CS)	<	0001	if	(RA)	۲	0;
(CS)	>	0100	if	(RA)	>	0;

REGISTERS AFFECTED: RA. CS

LR.LISP.LISN.LB.LBX,L.LLLIM

5.39 Double precision load.

ADDR MODE	<u>MNEMO</u>	<u>2118</u>	FORMAT/OPCODE	
			8 4 4	
R	DLR	RA, RB	87 RA RB	
			4 2 2 8 12 <u><</u> BR <u><</u> 15	
8	DI-B	BR,DSPL	0 1 BR' D\$PL BR'≖ BR - 12 RA = R0	
			4 2 2 4 4 12 <u><</u> BR <u><</u> 15	
BX	DLBX	BR,RX	4 0 BR' 1 RX BR' = BR - 12 RA = RO	:
D	DL	RA, ADDR	8 4 4 16	
DX	DL	RA, ADDR, RX	86 RA RX ADDR	
			8 4 4 16	
I IX	DL I DL I	RA, ADDR RA, ADDR, RX	88 RA RX ADDR	

<u>DESCRIPTION</u>: The double precision Derived Operand, DO, is loaded into the register RA and RA + 1 such that the MSH of DO is in RA. The Condition Status, CS, is set based on the result in RA and RA + 1.

:

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1) <-- DO;

(CS) <-- 0010 if (RA,RA+1) = 0 (Double fixed point zero); (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1. CS

5.40 Load multi	ple regis	iers.							
ADDR MODE MILEMONIC			F <u>ORMAT/OPCODE</u>						
				8	4	4	16		
D DX	LM LM	N, ADDR N, ADDR, RX	1	89	(N	RX	ADOR	1	
							0 <u><</u> N <u><</u> 15		

<u>DESCRIPTION</u>: The contents of the Derived Address, DA, are loaded into register R0, then the contents of the DA + 1 are loaded into register R1, ..., finally, the contents of DA + N are loaded into RN. Effectively, this instruction allows the transfer of (N + 1) words from memory to the register file.

REGISTER TRANSFER DESCRIPTION:

(RO) <-- [DA] ;

a

•

- (R1) <-- [DA+1]:
- (R2) <-- [DA+2]:

•

(RN) <-- [DA+N]:

REGISTERS AFFECTED: RO through RN

73

5.41 Extended precision floating point load.

ADDR MODE	<u>MNEM(</u>	DHIC	FORMATLOPCODE							
		DA 4000		8	4	_	4	16		
Ð	EL	RA, ADDR								
DX	EFL	RA, ADDR, RX	•		•	•	•	ADDR	1	

DESCRIPTION: The extended precision floating point Derived Operand. DO, is loaded into registers RA, RA+1, and RA+2 such that the most significant 16-bits of the word are loaded into register RA. The condition status, CS, is set based on the results in registers RA, RA+1, and RA+2.

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1, RA+2) <-- DO:

(CS)	<	0010	if	(RA,	RA+1,	RA+2)	=	0;
(CS)	<	0001	if	(RA,	RA+1,	RA+2)	<	0;
(CS)	<	0100	if	(RA.	RA+1,	RA+2)	>	0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS

.

5.42 Load from upper byte.

ADDR MODE	<u>MNEMO</u>	<u>9110</u>	FORMAT/OPCODE										
0	1.110			8	_	4	4	16					
D	LUB	RA, ADDR											
DX	LUB	RA, ADDR, RX	1	8B		RA J	RX 	ADDR					
				8		4	4	16					
I	LUB I	RA, ADDR	1	8D	1	RA	RX	ADDR					
IX	LUBI	RA, ADDR, RX	~										

DESCRIPTION: The MSH (upper byte) of the Derived Operand, DO, is loaded into the LSH (lower byte) of register RA. The MSH (upper byte) of RA is unaffected. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

(RA)₈₋₁₅ <-- DO₀₋₇;

I

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

.

5.43 Load from Jower byte.

ADDR MODE	<u>mnemo</u>	<u>N1C</u>	FORMAT/OPCODE									
_				8		4	4	16				
D DX	LL8 LLB	RA, ADDR RA, ADDR, RX		80		RA	RX []	ADDR				
UX.	LLD	KA, ADDR, KA			· ·							
				8		4	4	16				
I	LLBI	RA, ADDR										
IX	LLBI	RA, ADDR, RX	1	8E	 	RA	RX	ADDR				

DESCRIPTION: The LSH (lower byte) of the Derived Operand, DO, is loaded into the LSH (lower byte) of register RA. The MSH (upper byte) of RA is unaffected. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

(RA)₈₋₁₅ <-- DO₈₋₁₅;

(CS)	<	0010	if	(RA)	=	0;
(CS)	<	0001	if	(RA)	<	0:
(CS)	<	0100	if	(RA)	>	0;

REGISTERS AFFECTED: RA, CS

5.44 Pop multiple registers off the stack.

.

ANDR MODE	MHEMONIC	FORMAT/OPCODE
		8 4 4
S	POPM RA, RB	BF RA RB

DESCRIPTION: For RA ≤ RB, registers RA through RB are loaded sequentially from a stack in memory using R15 as the stack pointer.

For RA > RB, registers RA through R14 and then R0 through RB are loaded sequentially from the stack.

In both cases,

a, as each word is popped from the stack, R15 is incremented by one;

b. if R15 is included in the transfer, then it is effectively ignored;

c. on completion, R15 points to the top word of the stack remaining.

REGISTER TRANSFER DESCRIPTION:

```
if RA < RB then
        for i = 0 thru RB - RA do
                 begin
                 if RA + i \neq 15 then (RA + i) < -- [(R15)];
                 (R15) < -- (R15) + 1;
                 end;
else
        begin
        for i = 0 thru 15 - RA do
                 begin
                 if RA + i \neq 15 then (RA + i) < -- [(R15)];
                 (R15) < -- (R15) + 1;
                 end:
        for i = 0 thru RB do
                 begin
                 (i) <-- [(R15)];
                 (R15) < -- (R15) + 1;
                 end;
        end:
```

REGISTERS AFFECTED: RA through R14, RO through RB, R15

5.45 Single precision store.

ADDR MODE	MNEMO	SEMONIC FORMAT/OPCODE												
					4	2	ä	2		8				
B	STB	BR, DSPL		 	0	2	BI	R')SP	L 		12 <u><</u> BR <u><</u> BR' = BR - RA = R2	
					4	2	1	2	4		4		12 / PP /	15
BX	STBX	BR,RX		! 	4	10	[B!	s. l	2		R)	(12 <u><</u> BR <u><</u> BR' = BR − RA = R2	
-						8		4		4			16	
D DX	ST ST	RA, ADDR RA, ADDR, RX		1	·	90	}	RA	}	RX		 	ADDR	
						8		4		4			16	
I	STI	RA, ADDR		1		94	1	RA	1	RX	1	1	ADDR	1
IX	STI	RA, ADDR, RX												

DESCRIPTION: The contents of the register RA are stored into the Derived Address, DA.

REGISTER TRANSFER DESCRIPTION:

[DA] <-- (RA):

REGISTERS AFFECTED: None

5.46 Store a non-negative constant.

ADDR MODE	<u>MNEMO</u>	NIC	FORMAT/OPCODE									
D	STC	N, ADDR		8		4	.	4		16		
גם	STC	N, ADDR, RX	1	91	ļ 	N 	1	RX	!	ADDR) 	
				8		4		4		16		
I X I	STCI STCI	N, ADDR N, ADDR, RX	 	92		N	 	RX		ADOR		

<u>DESCRIPTION</u>: The constant N, where N is an integer ($0 \le N \le 15$) is stored at the Derived Address. DA. For the special case of storing zero into memory the mnemonies

STZ ADDR,RX for direct addressing and STZI ADDR,RX for indirect addressing

may be used. In this special case, the N field equals O.

REGISTER TRANSFER DESCRIPTION:

[DA] <-- N, where $0 \leq N \leq 15$;

REGISTERS AFFECTED: None

STC.STCI.STN,STNI

5.47 Move multiple words, memory-to-memory.

ADDR MODE	MNEMO	<u> 2111C</u>	FORMAT/OPCODE							
				8	_	4		4		
S	MOV	RA, RB		93		RA		RB		

- <u>DESCRIPTION</u>: This instruction allows the memory-to-memory transfer of N words where N is an integer between zero and 2^{16} - 1 and is represented by the contents of RA + 1. The contents of RB are the address of the first word to be transferred and the contents of RA are the address of where the first word is to be transferred. After each word transfer, RA and RB are incremented, and RA + 1 is decremented.
- <u>Note:</u> Any pending interrupts are honored after each single word transfer is completed. The IC points to the current instruction location until the last transfer is completed.

RA has a final value of the last stored address plus one; RA + 1 has a final value of zero.

RB has a final value equal to the address of the last word transfered plus one.

REGISTER TRANSFER DESCRIPTION:

Step 1: $[(RA)] \leftarrow [(RB)]$ if (RA+1) > 0: Go to Step 4 otherwise:

Step 2: (RA) <-- (RA)+1, (RB) <-- (RB)+1, (RA+1) <-- (RA+1)-1;

- Step 3: REPEAT STEPS 1 and 2;
- Step 4: Set IC to next instruction address;

REGISTERS AFFECTED: RA, RA+1, RB

5.48 Double precision store.

ADDR MODE	MILEMONIC FORMAT/OPCODE												
				4	2	2	2		8				
В	DSTB	BR,DSPL	 	0 	3	B	₹' 	(SPI			12 <u><</u> BR <u><</u> BR' = BR - RA = RO	
				4 	2			4		4		12 <u><</u> Br <u><</u>	
BX	DSTX	BR,RX	 	4 	10	BF	?' 	3	 	RX 	([BR' = BR RA = RO	- 12
				i	B		4		4			16	
D	DST	RA, ADDR					• •						
DX	DST	RA, ADDR, RX	 		96 	 	RA	 	RX	 	 	ADOR	ا
					B		4		4			16	
I	DSTI	RA , ADDR	1		98	1	RA	1	RX	1	{	ADDR	
IX	DSTI	RA, ADDR, RX						· - ·					

<u>DESCRIPTION</u>: The contents of registers RA and RA + 1 are stored at the Derived Address, DA, and DA + 1, respectively.

REGISTER TRANSFER DESCRIPTION:

[DA. DA+1] <-- (RA,RA+1);

REGISTERS AFFECTED: None

DSTB,DSTX,DST,DSTI

5.49 Store register through mask.

<u>MNEM(</u>	<u>ONIC</u>	FORMAT/OPCODE									
			-	-	-		16				
SKM	KA,AUDK										
SRM	RA, ADDR, RX	1	97	RA	RX		ADDR	1			
	SRM	•••••	SRM RA, ADDR	SRM RA, ADDR				8 4 4 16 SRM RA,ADDR			

<u>DESCRIPTION</u>: The contents of register RA are stored into the Derived Address, DA, through the mask in register RA + 1. For each position in the mask that is a one, the corresponding bit of register RA is stored into the corresponding bit of the DA. For each position in the mask that is a zero no change is made to the corresponding bit stored in the DA.

REGISTER TRANSFER DESCRIPTION:

```
[DA] \leftarrow {[DA] + (RA+1)} \vee {[RA] + [RA+1]};
```

(RA+1) = MASK, (RA) = DATA;

or, equivalently,

(RQ) <-- [DA]:

 $(RQ)_i \leftarrow (RA)_i$ if $(RA+1)_i = 1$ for i = 0, 1, ..., 15;

[DA] <-- (RQ);

REGISTERS AFFECTED: None

5.50 Store multiple registers.

ADDR MODE	<u>mnem(</u>	FORMAT/OPCODE									
~	674			8		4		4		16	
D	STM	N, ADDR									
DX	STM	N, ADDR, RX	1	99			•			ADDR	1

<u>DESCRIPTION</u>: The contents of register R0 are stored into the Derived Address, DA; then the contents of R1 are stored into DA + 1;; finally, the contents of RN are stored into DA + N where N is an integer, $0 \le N \le 15$. Effectively, this instruction allows the transfer of (N + 1) words from the register file to memory.

REGISTER TRANSFER DESCRIPTION:

[DA] <-- (RO);

[DA+1] <-- (R1);

[DA+2] <-- (R2);

 $[DA+N] \leftarrow (RN) \quad 0 \leq N \leq 15;$

REGISTERS AFFECTED: None

STM

ī

T

1

5.51 Extended precision floating point store.

ADDR MODE	MNEMONIC	<u>F(</u>	FORMAT/OPCODE								
			8	4	4	16					
D	EFST RA, ADDR										
DX	EFST RA, ADDR, RX	1	9A	RA	RX	ADDR	l				

<u>DESCRIPTION</u>: The contents of registers RA, RA + 1, RA + 2 are stored at the Derived Address, DA, DA + 1, and DA + 2.

المعديدة ا

REGISTER TRANSFER DESCRIPTION:

[DA, DA+1, DA+2] <-- (RA, RA+1, RA+2);

REGISTERS AFFECTED: None

5.52 Store into upper hyte.

ADDR MODE	MNEMONIC			FORMAT/OPCODE							
a	STUB	RA, ADDR		8		4	4		16		
DX	STUB	RA, ADDR , RX)	9B	1	RA	RX		ADDR		
				8		4			16		
I IX	SUB I SUB I	RA, ADDR RA, ADDR, RX	 	9D		RA	RX (ADDR	 	

DESCRIPTION: The LSH (lower byte) of register RA is stored into the MSH (upper byte) of the Derived Address, DA. The LSH (lower byte) of the DA is unchanged.

REGISTER TRANSFER DESCRIPTION:

[DA]₀₋₇ <-- (RA)₈₋₁₅;

:

REGISTERS AFFECTED: None

STUB,SUBI

5.53 Store into lower byte.

I.

ADDR MODE	FORMAT/OPCODE								
				8		4	4	16	
D	STLB	RA, ADDR						400D	
DX	STLB	RA, ADDR, RX	ľ	90	-	KA	RX	ADDR	!
				8		4	4	16	
T	SLBI			9E		 DA 1	RX	ADDR	 I
I		RA, ADDR	1	ΨĽ	1				
IX	SLBI	RA, ADDR, RX							

DESCRIPTION: The LSH (lower byte) of register RA is stored into the LSH (lower byte) of the Derived Address, DA. The MSH (upper byte) of the DA is unchanged.

REGISTER TRANSFER DESCRIPTION:

[DA]₈₋₁₅ <-- (RA)₈₋₁₅:

REGISTERS AFFECTED: None

1

5.54 Push multiple registers onto the stack.

;

÷

ADDR MODE	MNEMONIC	FORMAT/OPCODE						
		_ 4 4						
5	PSHM RA, RB	9F RA RB						

DESCRIPTION: For RA ≤ RB, the contents of RB through RA are pushed onto a stack in memory using R15 as the stack pointer. As each register contents are pushed onto the memory stack, R15 is decremented by one word for each word pushed. On completion, R15 points to the last item on the stack, the contents of RA.

For RA > RB, the contents of RB through R0, and then the contents of R15 through RA, are pushed onto the stack. On completion, R15 points to the last item on the stack, the contents of RA.

In both cases, successive increasing addresses on the stack correspond to successive increasing register addresses, with a point discontinuity between R15 and R0 in the latter case.

EXAMPLE: PSHM R3.R5 results in

(R15)	>	(R3)
		(R4)
		(R5)

PSHM R14,R2 results in



PSHM

** * ** • • • • • •

•.

```
MIL-STD-1750A (USAF)
2 July 1980
REGISTER TRANSFER DESCRIPTION:
if RA <u><</u> RB them
        for i = 0 thru RB - RA do
                begin
                (R15) <-- (R15) - 1;
                [(R15)] <-- (RB - i);
                end;
else
        begin
        for i = 0 thru RB do
                begin
                (R15) <-- (R15) - 1;
                [(R15)] <-- (RB - i);
                end;
        for i = 0 thru 15 - RA do
                begin
                (R15) <-- (R15) - 1;
                [(R15)] <-- (R15 - i);
                end;
        end;
```

REGISTERS AFFECTED: R15

	<u>~</u> · ·	• •	
```	Ninola	1) COC 101/10	Interestor
J.J.J.	JUISIC	1111111111	integer add.

ADDR MODE	<u>mnem(</u>	NIC	FORMAT/OPCODE									
			_		8		4	_	4			
R	AR	RA,RB	1		A1	1	RA	1	RB)		
				4	2	2	2		8			
8	AB	BR,DSPL	1	1	0 	B I	R'	{	DSP	L 		12 <u><</u> BR <u><</u> 15 BR' ≈ BR - 12 RA = R2
				4	2	2	2	4		4		
BX	ABX	BR,RX		4	0 	Bi	s. 1	4		R 	x	- 12 ≤ BR ≤ 15 BR' = BR - 12 - RA ≠ R2
					8		4		4			·
ISP	AISP	RA, N			A2		RA	<u>ا</u> ا 	-1 	 		1 <u>≤</u> N <u>≤</u> 16
D		DA 4000			8		4		4			16
DX	A A	RA, ADDR RA, ADDR, RX	1		A0	1	RA	1	RX	 	1	ADDR
					8		4		4			16
IM	AIM	RA, DATA	1		4A		RA		1	 	1	DATA J

DESCRIPTION: The Derived Operand (DO) is added to the contents of the RA register. The result (a 2's complement sum) is stored in register RA. The condition status (CS) is set based on the result in register RA and carry. A fixed point overflow occurs if both operands are of the same sign and the sum is of opposite sign.

AR, AB, ABX, AISP, A, AIM

REGISTER TRANSFER DESCRIPTION:

 $(RA)^2 < -- (RA)^1 + DO;$

 $PI_4 \leftarrow -1$, if $(RA_0)^1 = DO_0$ and $(RA_0)^1 \neq (RA_0)^2$

(CS) <-- 0010 if carry = 0 and (RA) = 0; (CS) <-- 0001 if carry = 0 and (RA) < 0; (CS) <-- 0100 if carry = 0 and (RA) > 0; (CS) <-- 1010 if carry = 1 and (RA) = 0; (CS) <-- 1001 if carry = 1 and (RA) < 0; (CS) <-- 1100 if carry = 1 and (RA) > 0;

REGISTERS AFFECTED: RA, CS, PI

5.56 Increment memory by a positive integer.

ADDR MODE	<u>MNEMONIC</u>	FOR: IAT/OPCODE							
-		8 4 4 16							
0	INCM N, ADDR								
DX	INCM N, ADDR, RX	A3 N-1 RX ADDR							

<u>DESCRIPTION</u>: The contents of the memory location specified by the Derived Address, DA, is incremented by N, where N is an integer, $1 \le N \le 16$. This instruction adds a positive constant to memory. The condition status, CS, is set based on the results of the addition and carry. A fixed point overflow occurs if the operand in memory is positive and the result is negative. The memory location specified is updated to contain the result of the addition process even if a fixed point overflow occurs.

REGISTER TRANSFER DESCRIPTION:

 $[DA]^2 < -- [DA]^1 + N$, where $1 \leq N \leq 16$;

 $PI_4 < --1$, if $[DA]^2 < 0 < [DA]^1$;

(CS) <-- 0010 if carry = 0 and [DA] = 0: (CS) <-- 0001 carry = 0 and [DA] < 0;if carry = 0 and [DA] > 0;(CS) <-- 0100 ìf (CS) <-- 1010 if carry = 1 and [DA] = 0; (CS) <-- 1001 if carry = 1 and [DA] < 0 carry = 1 and [DA] > 0; (CS) <-- 1100 if

REGISTERS AFFECTED: CS, PI

INCM

5.57 Single precision absolute value of register.

<u>ADDR MODE</u>	<u>MNE M</u>	ONIC	<u>FORMAT/OPCODE</u>							
				8		4		4		
R	ABS	RA, RB	1	A4	1	RA		RB		

<u>DFSCRIPTION</u>: If the sign bit of the Derived Operand, DO (i.e., the sign bit of register RB), is a one, its negative or 2's complement is stored into register RA. However, if the sign bit of DO is a zero, it is stored, unchanged, into RA. The condition status, CS, is set based on the result in register RA.

Note: RA may equal RB.

The absolute value of a number with a 1 in the sign bit and all other bits zero is the same word, and causes fixed point overflow to occur.

÷

REGISTER TRANSFER DESCRIPTION:

 $PI_4 < --1$, exit, if DO = 8000₁₆;

- (RA) <-- [D0];
- (CS) <-- 0001 if (RA) = 8000_{16} ;
- (CS) <-- 0010 if (RA) = 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS, PI

5.58 Double precision absolute value of register.

ADDR MODE	<u>MNEMON</u>	<u>11C</u>	FORMAT/OPCODE							
				8		4		4		
ĸ	DABS	RA, RB	1	A5		RA	1	RB	1	

<u>DESCRIPTION</u>: If the sign bit of the double precision Derived Operand, DO (i.e., the sign bit of register (RB, RB+1)), is a one, its negative or 2's complement is stored into register RA and RA + 1, such that register RA contains the MSH of the result. However, if the sign bit of DO is a zero, it is stored, unchanged, into RA and RA + 1. The condition status, CS, is set based on the result in register RA and RA + 1.

Note: RA may equal RB.

The absolute value of a number with a 1 in the sign bit and all other bits zero is the same word, and causes fixed point overflow to occur.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 := 1$, exit. if DO = 8000 0000₁₆;

(RA,RA+1) <-- |DO|:

(CS) <-- 0001 if (RA,RA+1) = $8000 \ 0000_{16}$;

(CS) <-- 0010 if (RA.RA+1) = 0: (CS) <-- 0100 if (RA.RA+1) > 0:

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.59 Double precision integer add.

ADDR MODE	<u>MNEM(</u>	DNIC	<u>F(</u>	<u>DRMAT/</u>	<u>OPCODE</u>			
				8	4	4		
0	040							
R	DAR	RA,RB	· I 	A7		RB		
				8	4	4	16	
D	DA	RA, ADDR						~~
DX	DA	RA, ADDR, RX	I	A6	RA	RX	ADDR	1

DESCRIPTION: The double precision Derived Operand (DO) is added to the contents of registers RA and RA + 1. The result (a 2's complement 32-bit sum) is stored in registers RA and RA + 1. The MSH is in RA. The condition status (CS) is set based on the double precision results in RA and RA + 1, and carry. A fixed point overflow occurs if both operands are of the same sign and the sum is of opposite sign.

REGISTER TRANSFER DESCRIPTION:

 $(RA, RA+1)^2 \leftarrow (RA, RA+1)^1 + DD;$ $PI_4 \leftarrow -1, \text{ if } (RA_0)^1 = DO_0 \text{ and } (RA_0)^1 \neq (RA_0)^2$ $(CS) \leftarrow -0010 \text{ if } carry = 0 \text{ and } (RA, RA+1) = 0;$ $(CS) \leftarrow -0001 \text{ if } carry = 0 \text{ and } (RA, RA+1) < 0;$ $(CS) \leftarrow -0100 \text{ if } carry = 0 \text{ and } (RA, RA+1) > 0;$

```
(CS) <-- 1010 if carry = 1 and (RA, RA+1) = 0;
(CS) <-- 1001 if carry = 1 and (RA, RA+1) < 0;
(CS) <-- 1100 if carry = 1 and (RA, RA+1) > 0;
```

REGISTERS AFFECTED: RA, RA+1, CS, PI

c (n	T1 • • • • •		
N DUE	FIGNING	<u>e point ad</u>	10
J.UU			

ADDR MODE	MNEMO	NIC	<u>f0</u>	<u>RMAT/</u>	<u>OPCODE</u>		
				8	4	4	
R	FAR	RA, RB	1	A9	RA	RB	
			4	2	2	8	
8	FAB	BR, DSPL	2	0 	 BR' 	DSPL	12 <u>≤</u> BR <u>≤</u> 15 BR' = BR - 12 RA = R0
			4	2	2 4	4	12 <u><</u> BR <u><</u> 15
BX	FABX	BR,RX] 4 	10	jbr'j 8 	3 RX	BR' = BR - 12 RA = RO
				8	4	4	16
D DX	FA FA	RA, ADDR RA, ADDR, RX		A8	RA	RX	ADDR

DESCRIPTION: The floating point Derived Operand, DO, is floating point added to the contents of registers RA and RA + 1. The result is stored in registers RA and RA + 1. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent incremented by one for each bit shifted until the exponents are equal. The mantissas are then added. If the sum overflows the 24-bit mantissa, then the sum is shifted right one position, the sign bit restored, and the exponent incremented by one. If the exponent exceeds $7F_{16}$ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If in the normalization process the exponent is decremented below 80_{16} , then underflow occurs and a zero is inserted for the result.

MIL-STD-1750A (USAF) 2 July 1980 **REGISTER TRANSFER DESCRIPTION:** n = EA - E0;MO <-- MO Shifted Right Arithmetic n positions, if n > D and MA $\neq 0$; MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0; $MA \leftarrow MA + MO$; MA <-- MA Shifted Right Arithmetic 1 position, MA_0 <-- MA_0 , EA <-- EA+1, if OVM = 1; $PI_3 \leftarrow 1$, EA <-- $7F_{16}$, MA <-- 7FFF FF_{16} , exit. if EA > $7F_{16}$ and MA₀ = 0; $PI_3 < --1$, EA <-- $7F_{16}$, MA <-- 8000 00_{16} , exit. if EA > $7F_{16}$ and MA₀ = 1; EA, MA <-- normalized EA, MA; PI6 <-- 1, EA <-- 0, MA <-- 0, if EA < 8016: (CS) <-- 0010 if (RA, RA+1) = 0;(CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0; REGISTERS AFFECTED: RA, RA+1. CS. PI

5.61 Extended precision floating point add.

ADDR HODE	MIEMONIC		FORMAT/OPCODE							
				8		4	4			
R	EFAR	кA,RB		AB		RA	RB			
O DX	EFA EFA	RA, ADDR RA, ADDR, RX		8		4	4	_	16	
				AA		DA 1	RX		ADDR	
					·			 		1

DESCRIPTION: The extended precision floating point Derived Operand, DO, is extended floating point added to the contents of register RA, RA + 1, and RA + 2. The result is stored in register RA, RA + 1, and RA + 2. The result is stored in register RA, RA + 1, and RA + 2. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent is incremented by one for each bit shifted. When the exponents are equal, the mantissas are added. If the sum overflows the 39-bit mantissa, then the sum is shifted right one position, the sign bit restored, and the exponent is incremented by one. If the exponent exceeds $7F_{16}$ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If in the normalization process the exponent is decremented below $\$0_{16}$, then underflow occurs and a zero is inserted for the result.

REGISTER TRANSFER DESCRIPTION:

n = EA - DO;

MO <-- MO Shifted Right Arithmetic n positions, if n > 0 and MA $\neq 0$;

MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0;

 $MA \leftarrow MA + MO$:

MA <-- MA Shifted Right Arithmetic 1 position. $MA_0 < -M_{M_0}$, EA <-- EA+1, if OVM = 1;

 $PI_3 \leftarrow 1$, EA $\leftarrow 7F_{16}$, MA $\leftarrow 7FFF$ FF FFFF₁₆, exit, if EA > $7F_{16}$ and MA₀ = 0;

 $PI_3 < --1$, EA <-- 7F₁₅, MA <-- 8000 00 0000₁₆, exit, if EA > 7F₁₆ and MA₀ = 1;

EA, MA <-- normalized EA, MA;

 $PI_{5} < --1$, EA < -- 0, MA < -- 0, if EA < 80_{16} ;

(CS) <-- 0010 if (RA. RA+1. RA+2) \approx 0; (CS) <-- 0001 if (RA. RA+1. RA+2) < 0; (CS) <-- 0100 if (RA. RA+1. RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PI

EFAR FFA

97

5.62 Hoating point absolute value of register.

ADDR MODE	<u>MILEMON LC</u>	FORMATIOPCODE
		8 4 4
R	FABS RA, RB	JAC RA RB

<u>DESCRIPTION</u>: (If the sign bit of the mantissa of the Derived Operand, DO (i.e., the contents of registers RB and RB+1), is a one, its floating point negative is stored in registers RA and RA+1. The negative of DO is computed by taking the 2's complement of the mantissa and leaving the exponent unchanged. Exceptions to this are negative powers of two: -1.0×2^0 , -1.0×2^1 , The absolute value of these are: 0.5×2^1 , 0.5×2^2 ,; in other words, the DO mantissa is shifted logically right one position and the exponent incremented. A floating point overflow shall occur if DO is the smallest negative number, -1.0×2^{127} . If the sign bit of DO is a zero, it is stored unchanged into RA and RA+1. The condition status, CS, is set based on the result in register RA and RA+1.

Note: RA may equal RB.

DO is assumed to be a normalized number or floating point zero.

REGISTER TRANSFER DESCRIPTION:

EA <-- EA+1. MA <-- 4000 00_{16} . if MO = 8000 00_{16} : PI₃ <-- 1, EA <-- 7F₁₆, MA <-- 7FFF FF₁₆. exit. if EA > 7F₁₆; EA <-- EO, MA <-- -MO, if MO < O, MO \neq 8000 00_{16} : EA <-- EO, MA <-- MO, if MO > 0; (CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0; REGISTERS AFFECTED: RA, RA+1, CS, PI

FABS
5.63 Single precision integer subtract.

MIL-STD-1750A (USAF) 2 July 1980

ADDR MODE	<u>MNEMO</u>	<u>INIC</u>	FORMAT/OPCODE											
			8 4 4											
R	SR	RA, RB	B1 RA RB											
			4 2 2 8 12 <u>≤</u> BR <u><</u> 15											
ß	S88	BR,DSPL	1 1 BR' DSPL BR' ≭ BR - 1 RA ≠ R2											
			4 2 2 4 4	_										
BX	SBBX	BR,RX	12 ≤ BR ≤ 1 4 0 BR' 5 RX BR' = BR - RA ≈ R2											
			8 4 4											
ISP	SISP	RA,N	B2 RA N-1 1 ≤ N ≤ 16											
	c		8 4 4 16											
D DX	S S	RA, ADDR RA, ADDR, RX	BO RA RX ADDR	J										
		•	8 4 4 16											
IM	SIM	RA,DATA	4A RA 2 DATA	1										
			·											

<u>DESCRIPTION</u>: The Derived Operand (DO) is subtracted from the contents of the RA register. The result, a 2's complement difference, is stored in RA. The condition status (CS) is set based on the result in register RA and carry. A fixed point overflow occurs if both operands are of opposite signs and the derived operand is the same as the sign of the difference.

SR.SBB,SBBX,SISP,S,SIM

ļ

REGISTER TRANSFER DESCRIPTION:

 $(RA)^{2} <-- (RA)^{1} - DO, i.e., (RA) - DO means {(RA) + DO} + 1;$ $PI_{4} <-- 1, if (RA_{0})^{1} \neq DO_{0} and (RA_{0})^{2} = OO_{0}$ (CS) <-- 0010 if carry = 0 and (RA) = 0; (CS) <-- 0001 if carry = 0 and (RA) < 0; (CS) <-- 0100 if carry = 0 and (RA) > 0; (CS) <-- 1010 if carry = 1 and (RA) > 0; (CS) <-- 1001 if carry = 1 and (RA) < 0; (CS) <-- 1100 if carry = 1 and (RA) < 0; (CS) <-- 1100 if carry = 1 and (RA) > 0; REGISTERS AFFECTED: RA, CS, PI

1

:

5.64 Decrement memory by a positive integer.

ADDR MODE	MIEMONIC	FORMATZOPCODE									
D	DECM N.ADDR	8	4	4	16						
0	OLCH W, ADDA										
DX	DECM N, ADDR, RX	B3	11 – 1	RX	ADDR						

DESCRIPTION: The contents of the memory location specified by the Derived Address, DA, are decremented by N, where N is an integer, $1 \le N \le 16$. This is the equivalent of a "subtract-from-memory instruction". The condition status, CS, is set based on the results of the subtraction and carry. A fixed point overflow occurs if the operand in memory is negative and the result is positive. The memory location specified is updated to contain the result of the subtraction process even if a fixed point overflow occurs.

REGISTER TRANSFER DESCRIPTION:

 $[DA]^2 \leftarrow [DA]^1 - N$, where $1 \leq N \leq 16$;

 $PI_4 < --1$, if $[DA_0]^1 < 0 < {[DA_0]^2}$;

(CS) <-- 0010 if carry = 0 and [DA] = 0; (CS) <-- 0001 if carry = 0 and [DA] < 0: (CS) <-- 0100 if carry = 0 and [DA] > 0; (CS) <-- 1010 if carry = 1 and [DA] = 0; (CS) <-- 1001 if. carry = 1 and [DA] < 0; (CS) <-- 1100 if carry = 1 and [DA] > 0;

REGISTERS AFFECTED: CS, PI

DECM

5.65 Single precision negate register.

ADDR MODE	MILEHO	NIC	<u>F0</u> R	:00E	<u>30E</u>				
				8 4			4		
R	NEG	RA, RB		B4	1	RA		RB	1

<u>DFSCRIPTION</u>: The negative (i.e., the 2's complement) of the Derived Operand, DO (i.e., the contents of register RB), is stored into register RA. The condition status, CS, is set based on the result in register RA.

Note: The negative of zero is zero.

The negative of a number with a 1 in the sign bit and all other bits zero is the same word, and causes fixed point overflow to occur.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow -1$, exit, if DO = 8000₁₅:

(RA) <-- -00;

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS, PI

5.66 Double precision negate register.

ADDR MODE	<u>MNEMON</u>	<u>IIC</u>	FO	RMA L	<u>/0P(</u>	CODE		
				8		4	4	
R	DNEG	RA,RB	l	B5		RA	RB	

DESCRIPTION: The negative (i.e., the 2's complement) of the Derived Operand, DO (i.e., the contents of register RB and RB+1), is stored into register RA and RA+1 such that register RA contains the MSH of the result. The condition status, CS, is set based on the result in register RA and RA+1.

Note: The negative of zero is zero.

The negative of a number with a 1 in the sign bit and all other bits zero is the same word, and causes fixed point overflow to occur.

REGISTER IRANSFER DESCRIPTION:

 $PI_4 \leftarrow -1$. exit, if DO = 8000 0000₁₆;

(RA,RA+1) <-- -00;

(CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.67 Double precision integer subtract.

ADDR MODE	<u>MREM(</u>	<u>ONIC</u>	<u>F(</u>						
				8	4	4			
R	R DSR RA,RB			B7	RA	RB			
_				8	4	4	16		
D	DS	RA, ADDR							
DX	DS	RA, ADDR, RX	1	B6	RA		ADDR	I	

DESCRIPTION: The double precision Derived Operand, DO, is subtracted from the contents of registers RA and RA+1. The results, a 2's complement 32-bit difference, is stored in registers RA and RA+1. The MSH is RA. The condition status (CS) is set based on the double precision results in RA and RA+1, and earry. A fixed point overflow occurs if both operands are of opposite sign and the derived operand is the same as the sign of the difference.

REGISTER TRANSFER DESCRIPTION:

 $(RA, RA+1)^2 < -- (RA, RA+1)^1 - DO, i.e., (RA, RA+1) - DO means ((RA, RA+1) + DO) + 1;$

 $PI_4 < --1$, if $(RA_0)^1 \neq DO_0$ and $(RA_0)^2 = DO_0$;

(CS)	<	0010	if	carry	=	0	and	(RA,RA+1)	=	0;
(CS)	<	0001	if	carry	=	0	and	(RA,RA+1)	<	0;
(CS)	<	0100	if	carry	÷	D	and	(RA,RA+1)	>	0;
(CS)	<	1010	if	саггу	5	1	and	(RA,RA+1)	=	0:
(CS)	<	1001	if	carry	æ	1	and	(RA,RA+1)	۲	0;
(CS)	<	1100	if	carry	=	1	and	(RA,RA+1)	>	0;

REGISTERS AFFECTED: RA, RA+1, CS, PI

A 68	Johnsteine	75231231	SUBTOR
J.00	LICADO.	1.7.000	subtract.

;

ADDR MODE	MNEMO	<u>INIC</u>	FORMAT/OPCODE											
					8	4		4						
R	FSR	RA.RB	 		B9	RA	۱ 	R8 						
				4	2	2		8		17 / 20 / 16				
В	FSB	8R.DSPL	1 	2	11	BR'	D	SPL		12 <u>≤</u> BR <u><</u> 15 BR' = BR - 12 RA = R0				
				4	2	2	4	4		12 <u><</u> 8r <u><</u> 15				
BX	FSBX	BR,RX	 	4	10	BR' 	9	R 	X	BR' = BR - 12 RA = RO				
		24 . 4222			8	· 4		4		16				
D DX	FS FS	RA, ADDR RA, ADDR, RX			B8	RA		RX		ADDR (

DESCRIPTION: The floating point Derived Operand, DO, is floating point subtracted from the contents of registers RA and RA + 1. The result is stored in registers RA and RA + 1. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent incremented by one for each bit shifted until the exponents are equal. The mantissa of the DO is then subtracted from (RA.RA + 1). If the difference overflows the 24-bit mantissa, then it is shifted right one position, the sign bit restored, and the exponent incremented by one. If the exponent exceeds $7F_{16}$ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If during the normalization process the exponent is decremented below 80_{16} , then underflow occurs and a zero is inserted for the result.

FSR,FSB,FSBX,FS

```
MIL-STD-1750A (USAF)
2 July 1980
REGISTER TRANSFER DESCRIPTION:
n = EA - E0;
MO <-- MO Shifted Right Arithmetic n positions. if n > 0 and MA \neq 0;
MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0;
MA < -- MA - MO;
MA <-- MA Shifted Right Arithmetic 1 position. MA_0 <--MA_0. EA <-- EA+1,
        if OVM = 1;
PI_3 \leftarrow 1, EA <-- 7F_{16}, MA <-- 7FFF FF_{16}, exit, if EA > 7F_{16} and MA<sub>0</sub> = 0;
PI_3 \leftarrow 1, EA <-- 7F<sub>16</sub>, MA <-- 8000 00<sub>16</sub>, exit, if EA > 7F<sub>16</sub> and MA<sub>0</sub> = 1;
                                                                                                         -----
EA, MA <-- normalized EA, MA;
PI_6 < --1, EA < -- 0, MA < -- 0, if EA < 80_{18};
(CS) <-- 0010 if (RA,RA+1) = 0; .
(CS) <-- 0001 if (RA,RA+1) < 0;
(CS) <-- 0100 if (RA,RA+1) > 0;
REGISTERS AFFECTED: RA, RA+1, CS, PI
```

5.69 Extended precision floating point subtract.

ADDR MODE	<u>ниг мо</u>	<u>DNIC</u>	<u>F(</u>	<u>)RMAT /</u>						
				8		4	4	_		
R	EFSR	RA, RB		88		RA	RB	- -		
D	EFS			8	/	4	4		16	
D DX	EFS	RA, ADDR RA, ADDR, RX		ВА		RA	RX	 	ADDR	

DESCRIPTION: The extended precision floating point Derived Operand, DO, is extended floating point subtracted from the contents of registers RA, RA + 1, and RA + 2. The result is stored in registers RA, RA + 1, and RA + 2. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent is incremented by one for each bit shifted. When the exponents are equal, the mantissas are subtracted. If the difference overflows the 39-bit mantissa, then the difference is shifted right one position, the sign bit restored, and the exponent is incremented. If the exponent exceeds $7F_{16}$ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If during the normalization process the exponent is decremented below SO_{16} , then underflow occurs and a zero is inserted for the result.

REGISTER TRANSFER DESCRIPTION:

 $n \approx EA - E0;$

MO <-- MO Shifted Right Arithmetic n positions. if n > 0 and MA $\neq 0$;

MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0;

 $MA \leftarrow MA - MO;$

MA <-- MA Shifted Right Arithmetic 1 position. MA_0 <-- MA_0 . EA <-- EA+1, if OVM = 1;

PI₃ <-- 1, EA <-- 7 F_{16} , MA <-- 7FFF FF FFFF₁₆, exit, if EA > 7 F_{16} and MA₀ = 0;

 $PI_3 \leftarrow 1$, EA <-- 7F₁₆, MA <-- 8000 00 0000₁₆, exit, if EA > 7F₁₆ and MA₀ = 1;

EA, MA <-- normalized EA, MA;

 $PI_{6} <--1$, EA <-- 0, MA <-- 0, if EA < 80_{16} ;

(CS) <-- 0010 if (RA, RA+1, RA+2) = 0; (CS) <-- 0001 if (RA, RA+1, RA+2) < 0; (CS) <-- 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PI

107

5.70 Floating point negate register.

ADDR MODE	MNEMONIC	FORMAT/OPCODE
		8 4 4
R	FNEG RA, RB	BC RA RB

<u>DFSCRIPTION</u>: The 24-bit mantissa of the Derived Operand, DO, i.e., the floating point number in registers RB and RB + 1, is 2's complemented. The exponent remains unchanged. The result, the negative of the original number, is stored in RA and RA + 1. The 2's complement of a floating point zero is a floating point zero. Exceptions to this are all powers of two: -1.0×2^n and $0.5 \times 2^{n-1}$; i.e., when the mantissa is either $8000\ 00_{16}$ or $4000\ 00_{16}$. The negation of 0.5×2^n is $-1.0 \times 2^{n-1}$; i.e., the mantissa is shifted left one position and the exponent decremented by one. Conversely, the negation of -1.0×2^n is $0.5 \times 2^{n+1}$; i.e., the mantissa is shifted right one position and the exponent is incremented by one. A floating point overflow occurs for the negation of the smallest negative number, -1.0×2^{127} . A floating point underflow occurs for the negation of the smallest positive number, 0.5×2^{128} , and causes the result to be zero. The condition status, CS, is set based on the result in registers RA and RA + 1.

Note: RA may equal RB.

REGISTER TRANSFER DESCRIPTION:

PI₃ <-- 1, EA <-- 7F₁₆, MO <-- 7FFF FF₁₆, exit, if DO = 8000 007F₁₆: PI₆ <-- 1, EA <-- 0, MA <-- 0, exit, if DO = 4000 0080₁₆: EA <-- EO+1, MA <-- 4000 00₁₆, if MO = 8000 00₁₆; EA <-- EO-1, MA <-- 8000 00₁₆. if MO = 4000 00₁₆; EA <-- EO, MA <-- - MO, if MO \neq 8000 00₁₆ or 4000 00₁₆; (CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0100 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0; REGISTERS AFFECTED: RA, RA+1, CS, PI

5.71 Single precision integer multiply with 16-bn product.

ADDR HODE	<u>MNE MO</u>	<u>HEC</u>	FORMAT/OPCODE									
				8		4		4				
R	MSR	RA, RB		C 1		RΛ		RB				
				8		4		4				
ISP	MISP	RA, N		C2		RA	11	-1			1 <u>≤</u> N <u>≤</u> 16	
				8		4		4				
ISN	MISN	RA, N	1	C3	1	RA	1	1-1	1		1 <u>≤</u> N <u>≤</u> 16	
	46	RA, ADDR		8		4		4			16	
D DX	MS MS	RA, ADDR RA, ADDR, RX	1	C0	1	RA	1	RX 	1	1	ADDR	
				8		4		4			- 16	
IM	MSIM	RA, DATA	\ 	4A		RA	}	4		1	DATA	1

DESCRIPTION: The Derived Operand, DO, is multiplied by the contents of register RA. The LSH of the result, a 16-bit, 2's complement integer, is stored in register RA. The Condition Status, CS, is set based on the result in register RA. A fixed point overflow occurs if (1) both operands are of the same sign and the MSH of the product is not zero, or the sign bit of the LSH is not zero, or (2) if the operands are of opposite sign and the MSH of the product is not PFFF₁₆, or the sign bit of the LSH is not zero.

REGISTER TRANSFER DESCRIPTION:

 $(RQ, RQ+1) <-- (RA)^{1} \times DO;$ $(RA)^{2} <-- (RQ+1);$ $PI_{4} <-- 1, if {(RA_{0})^{1} = DO_{0} and {(RQ) <math>\neq 0 \text{ or } (RQ+1_{0}) = 1}} or$ $((RA_{0})^{1} \neq DO_{0} and {(RQ) <math>\neq FFFF_{16} \text{ or } (RQ+1_{0}) = 0} and$ ${(RA)^{1} \neq 0 and DO \neq 0};$ (CS) <-- 0010 if (RA) = 0;(CS) <-- 0100 if (RA) < 0;(CS) <-- 0100 if (RA) > 0;REGISTERS AFFECTED: RA, CS, PI

MSR, MISP, MISN, MS, MSIM

5.72 Single precision integer multiply with 32-bit product.

ADDR MODE	MNEM	DNIC	<u>10</u>	<u>RHAT /</u>	<u>0P</u>	CODI	<u>E</u>					
R	MR	RA, RB		8 C5	 	4 RA		4 RB				
8	МВ	BR, DSPL	4	2 [2		2 R ' [C	8)SPI	·	 	12 <u><</u> 8R <u><</u> 15 BR' = 8R - 1 RA = R2	
BX	MBX	BR.RX	4			2 R 	4 6	 	4 R)	x	12 <u><</u> BR <u><</u> 1 BR' ≈ BR - RA = R2	
D DX	M M	RA, ADDR RA, ADDR, RX		8 C4	1	4 RA	 1	4 RX	 		16 ADDR	-
				8		4		4			16	
IM	MIM	RA, DATA		4N		RA		3			DATA	-

· ··· · · · · · · · · · ·

٢

<u>DESCRIPTION</u>: The Derived Operand, DO, is multiplied by the contents of register RA. The result, a 32-bit, 2's complement integer, is stored in registers RA and RA + 1 with the MSH of the product in register RA. The Condition Status, CS, is set based on the result in registers RA and RA + 1.

<u>SPECIAL CASE</u>: DO = (RA) = 8000 (the largest negative number), then DO x (RA) = 4000 0000.

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) <-- (RA) x DO;

(CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS

4 / 2	Dankela		11111.1.1.1.00	mullipola
1.1.2	A 21 31 21 21 111	THE SHEET	nineger	<u>multiply</u> .

ADDR MODE	<u>nnt m</u> í	<u>)N (C</u>	<u>F(</u>	DRMATA	<u>/0PC0</u>	<u>DE</u>			
				8	4		4		
R	DMR	RA, RB		C7	R	A 	RB		
D	ри	RA, ADDR		8	4		4	16	
DX	DM	RA, ADDR, RX	1	C6	R	A	RX	ADDR	

DESCRIPTION: The double precision Derived Operand, DO, a 32-bit 2's complement number, is multiplied by the contents of registers RA and RA + 1, a 32-bit 2's complement number, with the MSH in RA. The LSH of the product is retained in RA and RA + 1 as a 32-bit, 2's complement number. The MSH is lost. The Condition Status, CS, is set based on the double precision result in registers RA and RA + 1. A fixed point overflow occurs if (1) both operands are of the same sign and the MSH of the product is not zero, or the sign bit of the LSH is not zero, or (2) if the operands are of opposite sign and the MSH of the product is not FFFF FFFF₁₆, or the sign bit of the LSH is not one. A fixed point overflow does not occur if either of the operands is zero.

REGISTER TRANSFER DESCRIPTION:

(RQ,RQ+1,RQ+2,RQ+3) <-- (RA,RA+1)¹ x DO;

(RA, RA+1)² <-- (RQ+2, RQ+3);

 $PI_4 <--1$, if { $(R\Lambda_0)^1 = DO_0$ and { $(RQ, RQ+1) \neq 0 \text{ or } (RQ+2_0) = 1$ } or { $(R\Lambda_0)^1 \neq DO_0$ and { $(RQ, RQ+1) \neq FFFF FFFF_{16}$ or { $RQ+2_0$ } = 0} and { $(R\Lambda)^1 \neq 0$ and $DO \neq 0$ };

(CS) $\langle -- 0010$ if (RA,RA+1) = 0; (CS) $\langle -- 0001$ if (RA,RA+1) $\langle 0;$ (CS) $\langle -- 0100$ if (RA,RA+1) $\rangle 0;$

REGISTERS AFFECTED: RA, RA+1, CS, PI

DMR,DM

5.74 Floating point multiply.

ADDR MODE	MNEMO	<u>INIC</u>	<u>F(</u>	RMAT.	<u>/OPCODE</u>		
				8	4	4	
R	FMR	RA, RB	 	C9	RA	RB	
			4	2	2	8	
В	FMB	BR.OSPL	2	2 2	BR'	DSPL	12 <u>≤</u> BR <u>≤</u> 15 BR' = BR - 12 RA = R0
				2	2	4 4	12 <u><</u> Br <u><</u> 15
BX	FMBX	8R,RX	4 	10	BR'	A RX	BR' = BR - 12 RA = RO
_				8	4	4	16
D DX	EM Em	RA, ADDR RA, ADDR, RX		C8	RA	RX	ADDR

DESCRIPTION: The floating point Derived Operand, DO, is floating point multiplied by the contents of register RA and RA + 1. The result is stored in register RA and RA + 1. The process of the operation is as follows: the exponents of the operands are added. If the sum exceeds $7F_{16}$, a floating point overflow occurs. If the sum is less than 80_{16} , then underflow occurs and the result set to zero. The operand mantissas are multiplied and the result normalized and stored in RA and RA + 1. An exceptional case is when both operands are negative powers of two: $(-1.0 \times 2^n) \times (-1.0 \times 2^m)$; the result is a 0.5 x 2^{n+m+1} . If $n+m = 7F_{16}$, this shall yield an exponent overflow, floating point overflow occurs. Also, it is possible that the normalization process may yield an exponent underflow; if this occurs, then the result is forced to zero. The condition status, CS, is set based on the result in RA and RA + 1.

```
REGISTER TRANSFER DESCRIPTION:
n = EA + E0;
PI_3 \leftarrow 1. EA <-- 7F_{16}, MA <-- 7FFF FF_{16}, exit, if n > 7F_{16} and MA<sub>0</sub> = MO<sub>0</sub>:
PI_3 < --1, EA <-- 7F<sub>15</sub>, MA <-- 8000 00<sub>15</sub>, exit, if n > 7F<sub>16</sub> and MA<sub>0</sub> \neq MO<sub>0</sub>;
PI_6 < --1, EA <--0, MA <--0, exit, if n < 80_{16};
MP <-- MA x MO; (integer multiply)
MP <-- MP shift left 1 position;
n < -n + 1, MP_{0-23} < -- 4000 \ 00_{16}, if MP_{0-23} \approx 8000 \ 00_{16}:
PI_3 < --1, EA <-- 7F_{16}, MA <-- 7FFF FF_{16}, exit, if n > 7F_{16} and MP_0 = 0;
PI_3 < --1, EA <-- 7F_{16}, MA <-- 8000 \ 00_{16}, exit. if n > 7F_{16} and MP_0 = 1;
n, MP <-- normalized n, MP;
PI_6 <--1, EA <-- 0, MA <-- 0, exit, if n < 80_{16};
EA <-- n;
MA <-- MP0-23;
(CS) <-- 0010 if (RA, RA+1) = 0;
(CS) <-- 0001 if (RA,RA+1) < 0;
(CS) <-- 0100 if (RA,RA+1) > 0;
```

REGISTERS AFFECTED: RA, RA+1, CS, PI

FMR,FMB,FMBN,FM

5.75 Extended precision floating point multiply.

ADDR MODE MNEMONIC			<u>F (</u>	<u>DRMAT.</u>	<u>/0P(</u>	<u>:0DE</u>				
				8		4	4	_		
R	EFMR	RA, RB	1	СВ	!	RA	R8	1		
				8		4	4		16	
D	EFM	RA, ADDR								
DX	EFM	RA, ADDR, RX	1	CA	<u> </u>	RA	RX	 	ADDR	

DESCRIPTION: The extended precision floating Derived Operand, DO, is extended floating point multiplied by the contents of registers RA, RA + 1, and RA + 2. The result is stored in registers RA, RA + 1, and RA + 2. The process of the operation is as follows: the exponent of the operands are added. If the sum exceeds $7F_{16}$, a floating point overflow occurs. If the sum is less than 80_{16} , then underflow occurs and the result set to zero. The operand mantissas are multiplied and the result normalized and stored in RA, RA + 1, and RA + 2. The condition status, CS, is set based on the result in RA, RA + 1, and RA + 2.

REGISTER TRANSFER DESCRIPTION: n = EA + E0;PI₃ (-- 1, EA <-- 7F₁₆, MA <-- 7FFF FF FFFF₁₆, exit, if $n > 7F_{16}$ and MA₀ = MO₀; $PI_3 \leftarrow 1$, EA <-- $7F_{16}$, MA <-- 8000 00 0000₁₆, exit. if n > $7F_{16}$ and MA₀ \neq MO₀: $PI_6 < --1$, EA <--0, MA <--0, exit. if n < 80_{16} ; MP <-- MA x MO; (integer multiply) MP <-- MP shift left 1 position; n < -n + 1, $MP_{0-39} < --4000 00 0000_{16}$, if $MP_{0-39} = 8000 00 0000_{16}$; PI₃ <-- 1, EA <-- 7F₁₆, MA <-- 7FFF FF FFFF₁₆, exit, if n > 7F₁₆ and MP₀ = 0: $PI_3 \leftarrow 1$, EA $\leftarrow 7F_{16}$, MA $\leftarrow 8000 \ 00 \ 0000_{16}$, exit, if n > $7F_{16}$ and $MP_0 = 1$; n. MP <-- normalized n. MP; $PI_6 \leftarrow -1$, EA <-- 0, MA <-- 0, if n < 80_{16} ; EA <-- n; MA <-- MP₀₋₃₉; if (RA, RA+1, RA+2) = 0; (CS) <-- 0010 (CS) <-- 0001 if (RA, RA+1, RA+2) < 0; if (RA, RA+1, RA+2) > 0; (CS) <-- 0100

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PI

EFMR, EFM

315

5.76 Single precision integer divide with 16-bit dividend.

ADDR MODE	MNEMO	<u>DI NC</u>	<u>F(</u>	<u>)Rhat</u> i	<u>0</u> P	<u>1000</u>	Ľ			
				8		4		4		
R	OVR	RA , R8	1	01	1	RA		RB		
				8		4		4	-	
ISP	DISP	RA,N	1	D2	ا 	RA] N	-1 		1 <u><</u> N <u>≺</u> 16
				8		4		4		
ISN	DISN	RA,N	1	D3	1	RA	1	-1	 	1 <u><</u> N <u><</u> 16
D	DV	RA, ADDR		8		4		4		16
DX	DV	RA, ADDR, RX		D0		RA		RX	1	ADDR
				8		4		4		16
IM	DVIM	RA, DATA	1	4A		RA	1	6	1	I DATA I

<u>IDESCRIPTION</u>: The contents of register RA are divided by the Derived Operand. DO, a single precision, 2's complement number. The result is stored in registers RA and RA + 1 such that RA stores the single precision integer quotient and RA + 1 stores the remainder. The Condition Status, CS, is set based on the result in RA. A fixed point overflow occurs if the divisor, DO, is zero, or if the dividend is 8000₁₆ and the divisor is FFFF₁₆.

Note: The sign of the non-zero remainder is the same as the sign of the dividend.

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) <-- (RA) / DO;

 $PI_4 \leftarrow -1$, if DO = 0 or {RA = 8000₁₆ and DO = FFFF₁₆};

(CS) $\langle -- 0010$ if (RA) = 0; (CS) $\langle -- 0001$ if (RA) $\langle 0;$ (CS) $\langle -- 0100$ if (RA) $\rangle 0;$

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.77 Single precision integer divide with 32-bit dividend.

ADDR MODE	MNEMO	DNIC	<u>F (</u>	ORMAT /	<u> </u>	<u>ODE</u>				
				8		4	4			
R	DR	RA, RB		D5	1	RA	R 	B 		
			4	2	2		8			17 / 88 / 15
В	DB	BR,OSPL	1	3	BR	· 	DS	PL 	1	12 <u>≤</u> BR <u><</u> 15 BR' = BR - 12 RA = R2
			4	2	2		4	4		12 <u><</u> BR <u><</u> 15
BX	08 X	BR,RX	4 	0	BR	') 	7 	R 	X 	BR' = BR - 12 RA = R2
	D		_	8	_	4	4			16
D Dx	D D	RA, ADDR RA, ADDR, RX	1	D4		RA	ļ R 	X] 		ADDR (
				8		4	4			16
IM	DIM	RA, DATA	1	4A	Į 	RA 	5	 ا		DATA (

DESCRIPTION: The contents of registers RA and RA + 1, a double precision 2's complement number, are divided by the Derived Operand, DO, a single precision, 2's complement number. RA contains the MSH of the 32-bit dividend. The result is stored in registers RA and RA + 1 such that RA stores the single precision integer quotient and RA + 1 stores the remainder. The Condition Status, CS, is set based on the result in RA. A fixed point overflow occurs if the divisor equals zero or if the magnitude of the MSH of the dividend is equal to or greater than the magnitude of the divisor (i.e., the quotient exceeds 15 bits).

<u>Note:</u> The sign of the non-zero remainder is the same as that of the dividend.

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) <-- (RA,RA+1) / DO;

 $PI_4 \leftarrow 1$, if DO = 0 or $|(RA)| \ge |DO|$;

(CS) <-- 0010 if (RA) = 0;(CS) <-- 0001 if (RA) < 0;(CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA. RA+1. CS. PI

DR.DB.OBX.D.DIM

117

5.78 Double precision integer divide.

ADDR MODE MNEMONIC		Ę	<u>DRMAT</u>	<u>/0P(</u>	<u>1002</u>					
				8		4	4			
R	DDR	RA,RB	1	D7	1	RA	RB	J 		
				8		4	4		16	
D DX	00 00	RA, ADDR RA, ADDR, RX	[06	 { 	RA	 RX 		ADDR	

DESCRIPTION: The contents of registers RA and RA + 1, a double precision 2's complement number, are divided by the Derived Operand, DO, a double precision 2's complement number. RA contains the MSH of the 32-bit dividend. The quotient part of the integer result is stored in registers RA and RA + 1 (with the MSH in RA) and the remainder is lost. The Condition Status, CS, is set based on the results in registers RA and RA + 1. A fixed point overflow occurs if the divisor, DO, is zero, or if the dividend is 8000₁₆ and the divisor is FFFF₁₆.

ì

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) <-- (RA,RA+1) / 00;

 $PI_4 \leftarrow -1$, if DO = 0 or {RA = 8000₁₆ and DO = FFFF₁₆};

(CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.79 Floating point divide.

÷.

ADDR MODE	<u>MNEMON I</u>	<u>c</u>	FORMAT/OPCODE
			8 4 4
R	FDR R	A,RB	D9 RA RB
			4 2 2 8
в	FDB B	R,DSPL	12 ≤ BR ≤ 15 2 3 BR' DSPL BR' = BR - 12 RA = RO
			4 2 2 4 4 12 ≤ BR ≤ 15
BX	FDBX B	R.RX	4 0 BR' B RX BR' = BR - 12 RA = RO
			8 4 4 16
D	FD R	A , ADDR	
DX	FD R	A, ADDR, RX	D8 RA RX ADDR

DESCRIPTION: The floating point number in registers RA and RA + 1 is divided by the floating point Derived Operand, DO. The result is stored in register RA and RA + 1. A floating point overflow occurs if the exponent result exceeds $7F_{16}$ at any point in the calculation process. Underflow occurs if the exponent result is less than 80_{16} at any point in the process. If underflow occurs, then the quotient is forced to zero. A divide by zero yields a floating point overflow.

FDR,FDB,FDBX,FD

MIL-STD-1750A (USAF) 2 July 1980 REGISTER IRANSFER DESCRIPTION: n ≠ EA - EO; PI_3 <-- 1, EA <-- 7F_{16}, MA <-- 7FFF FF_{16}, exit, if $MA_0 = MO_0$ and $\{n > 7F_{16} \text{ or } OO = 0\}$; PI_3 <-- 1, EA <-- 7F_{16}. MA <-- 8000 00_{16}. exit. if $MA_0 \neq MO_0$ and $\{n > 7F_{16} \text{ or } DO = 0\}$; $PI_6 <--1$, EA <-- D, MA <-- D, exit. if n < BO_{16} ; MQ <-- MA / MO; MQ <-- MQ Shift Right Arithmetic 1 position, n <-- n + 1, if $|MQ| \ge 1.0$; $PI_3 \leftarrow 1$, EA $\leftarrow 7F_{16}$, MA $\leftarrow 7FFF FF_{16}$, exit, if n > $7F_{16}$ and MQ₀ = 0; PI_3 <-- 1, EA <-- 7F_{16}, MA <-- 8000 00_{16}, exit, if n > 7F_{16} and MQ_0 = 1; EA <-- n; MA <-- MQ₀₋₂₃; (CS) <-- 0010 if (RA, RA+1) = 0;(CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA, RA+1) > 0;REGISTERS AFFECTED: RA. RA+1, CS. PI

ADDR MODE	<u>MNEMC</u>	<u>INIC</u>	<u>F (</u>	<u>)RMAT</u>	<u>/OPCODE</u>			
				8	4	4		
R	EFDR	RA, RB	1	DB	RA	RB (
				8	4	4	16	
D DX	EFD EFD	RA, ADDR RA, ADDR, RX	1	DA	RA	RX	ADDR	

<u>DESCRIPTION</u>: The contents of registers RA, RA + 1, and RA + 2 are extended precision floating point divided by the extended precision floating point Derived Operand, DO. The result is stored in register RA, RA + 1, and RA + 2. A floating point overflow occurs if the exponent result exceeds $7F_{16}$ at any point in the calculation process. Underflow occurs if the exponent result is less than 80_{16} at any point in the process. If underflow occurs, then the quotient is forced to zero. A divide by zero yields a floating point overflow.

REGISTER TRANSFER DESCRIPTION:

n = EA - EO;

- PI₃ <-- 1. EA <-- 7 F_{16} . MA <-- 7FFF FF FFFF₁₆. exit. if MA₀ = MO₀ and (n > 7 F_{16} or DO = 0};
- PI₃ <-- 1. EA <-- 7F₁₆. MA <-- 8000 00 0000₁₆. exit. if $MA_0 \neq MO_0$ and {n > 7F₁₆ or DO = 0};
- $PI_6 < --1$, EA <--0, MA <--0, exit, if n < 80_{16} ;
- MQ <-- MA / MO;
- MQ <-- MQ Shift Right Arithmetic 1 position, n <-- n + 1. if $|MQ| \ge 1.0$;

 $PI_3 \leftarrow 1$, EA $\leftarrow 7F_{16}$, MA $\leftarrow 7FFF$ FF FFFF₁₆, exit, if $n > 7F_{16}$ and $MQ_0 = 0$;

 $PI_3 \leftarrow 1$, EA <-- $7F_{16}$, MA <-- 8000 00 000016, exit, if n > $7F_{16}$ and MQ₀ = 1;

EA <-- n;

MA <-- MQ₀₋₃₉;

(CS) <-- 0010 if (RA, RA+1, RA+2) = 0; (CS) <-- 0001 if (RA, RA+1, RA+2) < 0; (CS) <-- 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PI

EFDR,EFD

121

5.81 Inclusive logical OR.

ADDR MODE	MNEMO	<u>INIC</u>	<u>F0</u>	RMAT/	<u>0P(</u>	:0DE	-					
				8		4		4				
R	ORR	RA, RB	1	E 1	1	RA		RB 	1			
			4	2	i	2		8				
В	ORB	BR, DSPL	3	j0 	B !	₹' 	0	SPI			12 <u><</u> BR <u><</u> 15 BR' = BR - 1 RA = R2	
			4	2		2	4		4		12 <u><</u> BR <u><</u> 1	5
BX	ORBX	BR,RX	4 	(O	181	R' 	F		R)	() 	BR' = BR - RA = R2	
D	OR	RA , ADDR		8		4		4		~ ~	16	
DX	OR	RA, ADDR, RX	1	E0 	 	RA	1	RX 	1	!	ADDR	1
				8		4		4			16	
IM	ORIM	RA, DATA	}	4A		RA	1	8	1	1	DATA	1

DESCRIPTION: The Derived Operand, DO, is bit-by-bit inclusively ORed with the contents of RA. The result is stored in register RA. The condition status, CS, is set based on the result in register RA.

¢

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) v DO;

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

5.82 Logical AND.

;

ADDR MODE	<u>MNE MO</u>	NIC	FORMAT/OPCODE
R	ANDR	RA, RB	8 4 4 E3 RA RB
B	ANDB	BR.DSPL	4 2 2 8 12 \leq BR \leq 15 3 11 BR' DSPL BR' = BR - 12 RA = R2
BX	ANDX	BR,RX	4 2 2 4 4 12 \leq BR \leq 15 4 10 BR' E RX BR' = BR - 12 RA = R2
D DX	AND AND	RA, ADDR RA, ADDR, RX	8 4 4 16 J E2 RA RX J ADDR J
			8 4 4 16
IM	ANDM	RA,DATA	4A RA 7 DATA

<u>DESCRIPTION</u>: The Derived Operand, DO, is bit-by-bit ANDed with the contents of register RA. The result is stored in register RA. The condition status, CS, is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) + DO;

(CS)	<	0010	if	(RA)	=	0;
(CS)	<	0001	if	(RA)	<	0;
(CS)	<	0100	if	(RA)	>	0;

REGISTERS AFFECTED: RA, CS

.

ANDRIANDBANDXIANDANDM

.

5.83 Exclusive logical OR.

ADDR MODE	<u>MNEMC</u>	<u>NIC</u>	FORMAT/OPCODE									
				8		4		4				
R	XØRR	RA, RB	l 	E5	 	RA	ļ 	RB	1			
D	XØR	RA , ADDR		8		4		4	_		16	
OX	XOR	RA, ADDR, RX		E 4	1	RA		RX			ADDR	
				8		4		4			16	
IM	XORM	RA, DATA	}	4A	1	RA	١	9	1	1	DATA	

.

.

<u>DESCRIPTION</u>: The Derived Operand, DO, is bit-by-bit exclusively ORed with the contents of RA. The result is stored in RA. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) ⊕ DO;

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

.

.

5.84 Logical NA	<u>ND</u> .											
ADDR MODE	<u>MNEMO</u>	NIC	<u>FQ</u>	<u>RMAT /</u>	<u>'0P</u> (<u>CODE</u>						
				8		4		4				
R	NR	RA, RB	 	£7	1	RA	1	RB				
D	N	RA, ADDR		8		4		4			16	
DX	N	RA, ADDR, RX	1	£6	1	RA	1	RX	1	ł 	ADDR	!
				8		4	_	4			16	
IM	NIM	RA,DATA	1	4A	1	RA	1	B 	1	<u> </u>	DATA	1

<u>DESCRIPTION</u>: The Derived Operand, DO, is bit-by-bit logically NANDed with the contents of register RA. The result is stored in RA.

Note: The logical NOT of a register can be attained with a NR instruction with RA = RB.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) + DO;

.

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

NR.N.NIM

5.85 Convert floating point to 16-bit integer.

ADDR MODE	MNEMO	<u>NIC</u>	FORMAILOPCODE							
				8		4		4		
R	FIX	RA,RB	1	£8	1	RA	1	RB	1	

<u>DESCRIPTION</u>: The integer portion of the floating point Derived Operand, DO (i.e., the contents of registers RB and RD+1), is stored into register RA. If the actual value of the DO floating point exponent is greater than 0F₁₆, then RA remains unchanged and a fixed point overflow occurs. The condition status, CS, is set based on the result in RA.

Note: The algorithm truncates toward zero.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 <--1$, exit, if EO > OF_{15} ;

(RA) <-- Integer portion of DO;

(CS) <-- 0010 if (RA) = 0;(CS) <-- 0001 if (RA) < 0;(CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS, PI

5.86 Convert 16-bit integer to floating point.

AUDR MODE	MNEMONIC	F <u>ORMAT/OPCODE</u>							
		8 4 4							
R	FLT RA,R8	E9 RA RB							

DESCRIPTION: The integer Derived Operand, DO (i.e., the contents of register RB), is converted to Single Precision floating point format and stored in register RA and RA + 1. The condition status, CS, is set based on the results in RA and RA + 1. The operation process is as follows: The exponent is initially considered to be $0F_{16}$. The integer value in RB is normalized, i.e., the number is left shifted and the exponent decremented for each shift until the sign bit and the next MSB are unequal, and the exponent and mantissa stored in the proper fields of RA and RA + 1.

Note: RA may equal RB.

An integer zero, 0000₁₆, is converted to a floating point zero, 0000 0000₁₆.

REGISTER TRANSFER DESCRIPTION:

EA < -- 0, MA < -- 0, exit, if (RB) = 0;

EA <-- OF18:

MA <-- (RB);

EA, MA <-- normalize EA, MA;

(CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS

5.87 Convert extended precision floating point to 32-bit integer.

ADDR MODE	MNEMQNIC	FORMAT/OPCODE								
		8 4 4								
R	EFIX RA, RB	EA RA RB								

<u>DESCRIPTION</u>: The integer portion of the floating point Derived Operand, DO (i.e., the contents of registers RB, RB+1, and RB+2), is stored into register RA and RA+1. If the actual value of the DO floating point exponent is greater than $1F_{16}$, then RA and RA+1 remain unchanged and a fixed point overflow occurs. The condition status, CS, is set based on the result in RA and RA+1.

.

Note: The algorithm truncates toward zero.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 < --1$, exit, if EO > $1F_{16}$;

(RA,RA+1) <-- Integer portion of DO;

(CS) $\langle -- 0010$ if (RA,RA+1) = 0; (CS) $\langle -- 0001$ if (RA,RA+1) $\langle 0;$ (CS) $\langle -- 0100$ if (RA,RA+1) $\rangle 0;$

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.88 Convert 32-bit integer to extended precision floating point.

ADDR MODE	<u>MILEMONIC</u>	FORMAT/OPCODE							
		8 4 4							
R	EFLT RA, RB) EB RA RB							

<u>DESCRIPTION</u>: The double precision integer Derived Operand, DO (i.e., the contents of registers RB and RB+1), is converted to Extended Precision floating point format and stored in register RA, RA+1, and RA+2. The condition status, CS, is set based on the result in RA, RA+1, and RA+2. The operation process is as follows: The exponent is initially considered to be $1F_{16}$. The integer value in RB, RB+1 is normalized, i.e., the number is left shifted and the exponent decremented for each shift until the sign bit and the next MSB are unequal, and the exponent and mantissa stored in the proper field of RA, RA+1, and RA+2.

Note: RA may equal RB.

An integer zero, 0000 000016, is converted to an extended floating point zero, 0000 0000 000016.

REGISTER TRANSFER DESCRIPTION:

EA < -- 0, MA < -- 0, exit, if (RB, RB+1) = 0;

EA <-- 1F₁₆, MA<-- (RB, RB+1);

EA, MA <-- normalized EA, MA;

(CS) <-- 0010 if (RA, RA+1, RA+2) = 0; (CS) <-- 0001 if (RA, RA+1, RA+2) < 0; (CS) <-- 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, C6

EFLT

5.89 Exchange bytes in register.

ADDR MODE	<u>MNEMONIC</u>	FORMAT/OPCODE
		8 4 4
S	XBR RA	EC RA O

DESCRIPTION: The upper byte of register RA is exchanged with the lower byte of register RA. The CS is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

(RA)₀₋₇ <--> (RA)₈₋₁₅;

(CS)	<	0010	if	(RA)	=	0;
(CS)	<	0001	if	(RA)	<	0;
(CS)	<	0100	if	(RA)	>	0;

REGISTERS AFFECTED: RA, CS

5.90 Exchange words in registers.

ADDR MODE	MIEMONIC	FORMAT/OPCODE
		8 4 4
R	XWR RA, RB	j ED RA RB

<u>DESCRIPTION</u>: The contents of register RA are exchanged with the contents of register RB. The CS is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <--> (RB);

7

(CS) $\langle -- 0010$ if (RA) = 0; (CS) $\langle -- 0001$ if (RA) $\langle 0;$ (CS) $\langle -- 0100$ if (RA) $\rangle 0;$

REGISTERS AFFECTED: RA, RB, CS

XWR

.

5.91 Single precision compare.

ADDR MODE	MNEMO	DNIC	FORMAT/OPCODE									
					8		4		4			
R	CR	RA, RB			F1		RA		RB	 		
				4	2		2		8		-	12 <u><</u> BR <u><</u> 15
8	CB	BR, DSPL	1	3	2	B	R'))SP	L 	1	BR' = BR - 12 RA = R2
				4	2		2	4		4		12 <u><</u> BR <u><</u> 15
BX .		BR,RX	<u> </u>	4	10	 B	R'	C	1	RX	1	BR' = BR - 12 RA = R2
					8		4		4			
ISP	CISP	RA, N	 		F2	 	RA	۱ <u>۱</u> 	l-1			1 <u>< n <</u> 16
			-		8		4		4			
ISN	CISN	RA,N	<u> </u> 		F3	!	RA	11	1-1	 		1 <u>< N <</u> 16
D	с	RA, ADOR			8		4		4			16
OX	C	RA, ADDR, RX			FQ	 	RA		RX	!	1	ADDR)
					8		4	_	4		_	16
IM	CIM	RA, DATA	!		4A		RA		A			DATA (

ł

. .

<u>DESCRIPTION</u>: The single precision Derived Operand. DO, is compared to the contents of RA. Then, the Condition Status, CS, is set based on whether the contents of RA is less than, equal to, or greater than the DO. The contents of RA are unchanged.

REGISTER TRANSFER DESCRIPTION:

(RA) : DO;

(CS) <-- 0010 if (RA) = DO; (CS) <-- 0001 if (RA) < DO; (CS) <-- 0100 if (RA) > DO;

REGISTERS AFFECTED: CS

5.92 Compare between limits.

ADDR NODE	<u>NNEM</u>	DNIC	FORMAT/OPCODE								
D	COL	RA , ADDR		8		4	4		16		
U	LOL	KA, NOUK									
DX	C8L	RA, ADDR, RX	ſ		•			• •	ADDR	1	

DESCRIPTION: The contents of register RA are compared to two different sixteen bit derived operands, DO1 and DO2. The derived operands, DO1 and DO2 are located at DA and DA + 1, respectively, and their values are defined such that DO1 ≤ DO2. The CS is set based on the results. If the values for DO1 and DO2 are defined incorrectly (that is, DO1 > DO2), then CS is set to 1000.

REGISTER TRANSFER DESCRIPTION:

- (CS) <-- 1000 if DO1 > DO2, exit;
- (CS) <-- 0001 if (RA) < D01;
- (CS) <-- 0010 if DO1 ≤ (RA) ≤ DO2;
- (CS) <-- 0100 if (RA) > 002;

REGISTERS AFFECTED: CS

CBI.

5.93 Double precision compare.

ADOR MODE	R MODE MNEMONIC		FORMAT/OPCODE							
			.	8		4	4			
R	DCR	RA, RB	 	F7		RA j	RB	1		
D DX	DC DC	RA, ADDR RA, ADDR, RX		8		4	4		16	
			f 	F6	۱ 	RA 	RX	 	ADDR	{

<u>DESCRIPTION</u>: The double precision Derived Operand, DO, is compared to the contents of registers RA and RA + 1 where RA contains the MSH of a double precision word. Then, the Condition Status, CS, is set based on whether the contents of RA, RA + 1 is less than, equal to, or greater than the DO. The contents of RA and RA + 1 are unchanged.

ł

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) : DO;

(CS) <-- 0010 if (RA,RA+1) = DO; (CS) <-- 0001 if (RA,RA+1) < DO; (CS) <-- 0100 if (RA,RA+1) > DO;

REGISTERS AFFECTED: CS
5.94 Floating point compare.

ADDR MODE	MNEMO	NIC	<u>F0</u>	RHAT	<u>/0PC0</u>	<u>DF</u>			
				8	4		4		
R	FCR	RA, RB	۱ 	F9	[R.	A 	RB	-	
			4	2	2		8		19 / 80 / 15
B	FCB	8R, DSPL	3	3	BR'		DSPL		12 <u><</u> BR <u><</u> 15 8R' = BR - 12 RA ≈ R0
			4			4			12 <u><</u> BR <u><</u> 15
BX	FCBX	BR,RX	4 		BR'			x	BR' ≈ BR - 12 RA = R0
_				8	4		4		16
0 Dx	FC FC	RA, ADDR RA, ADDR, RX	 	F8	Į R/	۰ ۱	RX		ADDR

<u>DESCRIPTION</u>: The floating point number in registers RA and RA + 1 is compared to the floating point Derived Operand, DO. Then, the Condition Status, CS, is set based on whether the contents of RA, RA + 1 is less than, equal to, or greater than the DO. The contents of RA and RA + 1 are unchanged.

Note: This instruction does not cause an overflow to occur.

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) : DO;

(CS)	<	0010	if	(RA,RA+1)	=	0;
(CS)	<	0001	if	(RA,RA+1)	<	0;
(CS)	<	0100	if	(RA,RA+1)	>	0:

REGISTERS AFFECTED: CS

FCR,FCB,FCBX,FC

5.95 Extended precision floating noint compare.

ADDR MODE	<u>mne mo</u>	DNIC	FORMAT/OPCODE							
				8		4	4			
R	EFCR	RA, RB		FB		RA		 		
D	650			8		4	4		16	
D	EFC	RA, ADDR								
DX	EFC	RA, ADDR, RX	 	FA	 	RA	нх 	 	ADDR	ا

- <u>DESCRIPTION</u>: The extended precision floating Derived Operand, DO, is compared to the contents of registers RA, RA + 1, and RA + 2 where RA contains the most significant 16-bits of the extended precision floating point word. The condition status, CS, is set based on whether the contents of RA, RA + 1, and RA + 2 are less than, equal to or greater than the DO. The contents of RA, RA + 1, and RA + 2 are unchanged.
- Note: This instruction does not cause overflow to occur.

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1, RA+2) : DO;

(CS)	<	0010	if	(RA,	RA+1,	RA+2)	2	DO;
(CS)	<	0001	if	(RA,	RA+1,	RA+2)	۲	D0;
					RA+1,			

REGISTERS AFFECTED: CS

5.96 No operation.

ŗ

.

2

.

ADDR MODE	MNEMONIC	FORMAT/OPCODE						
		8		4	_	4	_	
S	NOP	ļ F	F	0	1	0		

DESCRIPTION: No operation is performed.

REGISTER TRANSFER DESCRIPTION: None

REGISTERS AFFECTED: None

NOP

5.97 Break point.

ADDR MODE	MNEMONIC	FORMAT/OPCODE						
			8		4		4	
S	врт	1	FF	1	F		F	

<u>DESCRIPTION</u>: This instruction is typically used for halting the processor during maintenance and diagnostic procedures when the maintenance console is connected to the system. If the console is not connected, this instruction is treated as a NOP (see page 137). Restarting the processor after a BPT can only be done by: the maintenance console or the power on sequence.

REGISTER TRANSFER DESCRIPTION: None

REGISTERS AFFECTED: None

Downloaded from http://www.everyspec.com

MIL-STD-1750A (USAF) 2 July 1980

Custodian: Air Force - 11

ę

-

Reviewing activity: Air Force - 02 Preparing activity: Air Force - 11

Project IPSC-F142

1

.

÷

MIL-STD-1750A (USAF) 2 July 1980

•

INDEX

.

<u>Nāme</u>	Page
A	89
AB	89
ABS	92
ABX	89
AIM	89
AISP	89
AND	123
ANDB	123
ANDM	123
ANDR	123
ANDX	123
AR	89
8E X	62
BEZ	60
BGE	66
BGT	64
BLE	63
BLT	61
8NZ	65
BPT	138
BR	59
c	132
C8	132
CBL	133
CBX	132
CI	31

CIM 132

_ - - _ -

_ _

.

CISR	132
CISP	132
CLC	30
CLIR	29
CO	30
CR	132
0	117
DA	94
DABS	93
DAR	94
DB	117
06 X	117
DC	134
DCR	134
00	118
DDR	118
DECN	101
DIM	117
DISN	116
01SP	116
DL	72
DLB	72
DLBX	72
DL I	72
DLR	72
DM	111
DMAD	30
DMAE	30
DMR	111
ONEG	103
ÐR	117
05	104
DSAR	53

.

f

Ł

4

•

:

:

•

•

MIL-STD-1750A 2 July 1980	(USAF)
OSBL	29
DSCR	54
DSLC	48
DSLL	45
DSLR	52
OSR	104
DSRA	47
DSRL	46
057	81
DSTB	81
DSTI	81
X 720	81
DSUR	30
VQ	116
DVIN	116
DVR	116
EFA	97
EFAR	97
EFC	136
EFCR	136
EFD	121
EFDR	121
EFIX	128
EFL.	74
EFLT	129
EFM	114
EFMR	114
EFS	107
EFSR	107
EFST	84
ENBL	29
ESUR	30

.

_ -

۶A	95
FAB	95
FABS	98
FABX	95
FAR	95
FC	135
FCB	135
FCBX	135
FCR	135
FD	119
803	119
FDBX	119
FDR	119
FIX	126
FLT	127
FM	112
FMB	112
FMBX	112
FMR	112
FNEG	108
FS	105
FSB	105
FSBX	105
FSR	105
60	30
INCM	91
ITA	32
118	32
JC	55
JC1	55
JS	57

•

t

\$

.

MIL-STD-1750A (USAF) 2 July 1980

ι	70
L8	70
FBX	70
LI	70
LIM	70
LISN	70
LISP	70
LLB	76
LLBI	76
LM	73
LMP	31
LR	70
LST	67
LSTI	67
LU8	75
LUBI	75
м	110
MB	110
MBX	110
MIM	110
MISH	109
MISP	109
MOV	80
MPEN	30
141 1.10	
MR	110
	110 109
MR	
MR MS	109
MR NS MS I M	109 109
MR NS MS I M	109 109
NR NS MSIM NSR	109 109 109

NIM 125

•

٠

.

.

,

NOP 137 NR 125 00 30 122 OR ORB 122 ORBX 122 ORIM 122 ORA 122 ΟΤΑ 30 OTB 31 PI 29 PO 29 POPM 77 PSHM 87 RB 35 RBI 35 RBR 35 RĊFR 30 RCS 31 RDI 31 RDOR 31 RIC1 31 RICZ 31 RIPR 32 RMFS 31 . RMK 30 32 RMP RNS 30 ROPR 32 RPI 29

.

:

۲

.

RPIR 30

.•

.

v

.

ı

.

• • •

÷

1

M3	IL-STD	-1750A	(USAF)
2	July	1980	

. -

l

.

I.

ł

I

RSW	30
RVBR	39

- S 99
- SAR 50
- SB 34
- \$88 99
- S88X 99
- SBI 34
- SBR 34
- SCR 51
- SIN 99
- SISP 99
- SJS 88
- SLB1 86
- SLC 44
- SEL 41
- SLR 49
- SMX Z9
- SOJ 58
- SPI 29
- SR 99
- SRA 43
- SRL 42
- SRM 82
- ST 78
- STB 78
- STBX 78
- STC 79
- STCI 79
- STI 78
- STLB 86
- STM 83
- STU8 85

STZ	79
STZI	79
SUB I	85
SVBR	38
TAH	30
TAS	30
18	36
твн	31
T8 I	36
TBR	36
TBS	31
TP 10	31
150	37
TVBR	40
URS	69
URS	69
URS VIO	69 33
V10	33
VIO WIPR	33 31
VIO WIPR WOPR	33 31 31
VIO WIPR WOPR	33 31 31
VIO WIPR WOPR WSW	33 31 31 29
V I O W I PR WOPR WSW XBR	33 31 31 29 130
VIO WIPR WOPR WSW XBR XIO	33 31 31 29 130 29
VIO WIPR WOPR WSW XBR XIO XOR	33 31 31 29 130 29 124

•

.

.

.

:

.

٢

.

INSTRUCTIONS: This form is provided to solicit beneficial comments	
enhance its use. DoD contractors, government activities, manufacturers the document are invited to submit comments to the government. Fold and send to preparing activity. Attach any pertinent data which may be there are additional papers, attach to form and place both in an envelop response will be provided to the submitter, when name and address is pr the 1426 was received and when any appropriate action on it will be con NOTE: This form shall not be used to submit requests for waivers, devi requirements on current contracts. Comments submitted on this form of to waive any portion of the referenced document(s) or to amend contra	s, vendors, or other prospective users of l on lines on reverse side, staple in corne e of use in improving this document. If se addressed to preparing activity. A rovided, within 30 days indicating that mpleted. intions or clarification of specification do not constitute or imply authorization
DOCUMENT IDENTIFIER (Number) AND TITLE M/L- STD-1750 A	
NAME OF ORGANIZATION AND ADDRESS OF SUBMITTER	
•	
VENDOR USER MANUFACTURER	
3. HAS ANY PART OF THE DOCUMENT CREATED PROBLEMS OR REQU	UIRED INTERPRETATION IN PROCUREM
USE7 IS ANY PART OF IT TOO RIGID, RESTRICTIVE, LOOSE OR AN	
A. GIVE PARAGRAPH NUMBER AND WORDING	
B. RECOMMENDED WORDING CHANGE	
C. REASON FOR RECOMMENDED CHANGE(S)	
2. PEMARKS	
SUBMITTED BY (Printed or typed name and orderess — Uptional)	TELEPHONE NO.
	DATE

Downloaded from http://www.everyspec.com

FOLD

ASD/ENESS Wright-Patterson AFB, 0 45433

OFFICIAL BUSINESS PENALTY FOR PRIVATE USE \$300 POSTAGE AND FEES PAID DEPARTMENT OF AIR FORCE DOD-318



1

.;

1

Į.

1

ş.

.

.......

ASD/ENESS Wright-Patterson AFB, 0 45433

FOLD