# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **USER'S MANUAL**

# 78K/II SERIES

# **8-BIT SINGLE-CHIP MICROCOMPUTER**

**INSTRUCTIONS** 

μPD78214 SUB-SERIES μPD78218A SUB-SERIES μPD78224 SUB-SERIES μPD78234 SUB-SERIES μPD78244 SUB-SERIES

> Document No. U10228EJ6V0UM00 (6th edition) (Previous No. IEU-1311) Date Published December 1995 P Printed in Japan

В

С

- **78K/II SERIES FEATURES**
- 78K/II SERIES PRODUCTS
  - MEMORY SPACE
    - REGISTERS
- INTERRUPT FUNCTIONS
  - ADDRESSING
  - INSTRUCTION SET
- INSTRUCTION DESCRIPTIONS
  - DEVELOPMENT TOOLS
    - BUILT-IN SOFTWARE
- INDEX OF INSTRUCTIONS (MNEMONICS CLASSIFIED BY FUNCTION)
- INDEX OF INSTRUCTIONS (MNEMONICS IN ALPHABETICAL ORDER)
  - **REVISION HISTORY**

#### **Cautions on CMOS Devices**

#### (1) Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

#### (2) CMOS-specific handling of unused input pins

#### Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediatelevel input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the V<sub>DD</sub> or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

#### (3) Statuses of all MOS devices at initialization

#### Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

MS-DOS and Windows are trademarks of Microsoft Corporation. IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation. SPARCstation is a trademark of SPARC International, Inc. SunOS is a trademark of Sun Microsystems Corporation. HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. TRON is an abbreviation of The Realtime Operating system Nucleus. ITRON is an abbreviation of Industrial TRON. The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

#### The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

# **Major Changes**

| Page           | Description  |
|----------------|--|
| p.3, 9, 18     | A disaster/crime prevention unit has been added as a special product in applications of the $\mu$ PD78214 sub-series, $\mu$ PD78218A sub-series, and $\mu$ PD78234 sub-series.                               |
| p.170 to p.177 | (Z, AC, and CY flags also do not change) has been added to the sentence, "If the second operand (cnt) is 0, no processing is performed." in [Description] of ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, and SHLW. |
| p.223          | <ul> <li>Chapter 9</li> <li>Description related to the 3.5-inch 2HC has been added to IBM PC/AT.</li> <li>The HP9000 series 300 has been changed to the HP9000 series 700.</li> </ul>                        |
| p.237          | <ul> <li>The screen debugger of IBM PC/AT and the 5.25-inch 2HC of the device file have been<br/>already developed.</li> </ul>   |
| p.239          | • (4) OS for the IBM PC has been added.  |
| p.248          | <ul> <li>The Fuzzy inference debugger (FD78K/II) has been already developed.</li> </ul>  |
| p.253          | Appendix C has been added.   |

The mark \* shows major revised points.

# PREFACE

| Intended readership | This manual is intended for engineers who wish to gain an understanding of the functions of the 78K/II series <sup>Note</sup> and design application systems using a device in this series.   |
|---------------------|---|
|                     | Note         78K/II series products:           μPD78214 sub-series         : μPD78212,78213,78214,78P214,78212(A),<br>78213(A), 78214(A), 78P214(A)           μPD78218A sub-series:         μPD78217A, 78218A, 78P218A, 78P218A, 78218A(A)           μPD78224 sub-series         : μPD78220, 78224, 78P224           μPD78234 sub-series         : μPD78233, 78234, 78237, 78238, 78P238           78234(A), 78238(A)         : μPD78244 sub-series |
| Purpose             | The purpose of this manual is to give users an understanding of the various instruction functions of the 78K/II series products.  |
| Organization        | <ul> <li>This manual is broadly organized as follows:</li> <li>78K/II series features</li> <li>78K/II series products</li> <li>CPU functions</li> <li>Instruction set</li> <li>Description of instructions</li> <li>Development tools</li> <li>Built-in Software</li> </ul>   |

Using the manual When reading this manual, a general knowledge of electrical and logic circuits and microcomputers is necessary. • To check details of the function of an instruction when the mnemonic is known: -> Use the instruction indexes in Appendix A and B. • To check an instruction when the function is generally known but the mnemonic is not known: -> Find the mnemonic from Chapter 7, then check the function of the instruction in Chapter 8. • To get an overview of the function's of the 78K/II series instructions: -> Read the manual in accordance with the table of contents. • To learn about the hardware functions of the 78K/II series: -> Refer to the relevant separate User's Manual. µPD78214 Sub-Series User's Manual (IEM-1236) • μPD78218A Sub-Series User's Manual (IEU-1313) • μPD78224 Sub-Series User's Manual (IEM-1215) • μPD78234 Sub-Series Use's Manual (IEU-1290) • μPD78244 Sub-Series User's Manual (IEU-1316) To learn about the electrical specifications of the 78K/II series: -> Refer to the relevant separate Data Sheet. • To learn about application examples of the various functions of the 78K/II series products: -> Refer to the relevant separate Application Note. Legend Weighting in data notation: High-order digit on the left, low-order digit on the right Active-low notation : xxx (line over pin/signal name) : Explanation of text marked "Note" Note Caution : Information to be noted carefully Remarks : Supplementary information Numeric notations : Binary : xxxxB or xxxx Decimal : xxxx

Hexadecimal: xxxxH

#### **Related documentation**

# • Documents for entire 78K/II series

| Document             | Document number                            |          |
|----------------------|--|----------|
| User's Manual, Inst  | This manual                                |          |
| SBI User's Manual    | EEU-1303                                   |          |
| Application Note     | Basic                                      | IEA-1220 |
|                      | Application                                | IEA-1282 |
|                      | Floating-Point Arthmetic Operation Program | IEA-1273 |
| Selection Guide      | IF-1160                                    |          |
| Instruction Applicat | _  |          |
| Instruction Set      | _  |          |
| Development Tools    | Selection Guide                            | EF-1114  |

# • Individual documents

# • µPD78214 sub-series

| Product name<br>Document        | μPD78212 | μPD78213 | μPD78214 | μPD78P214 |
|---------------------------------|----------|----------|----------|-----------|
| Brochure                        |          | -        | _        |           |
| Data Sheet                      |          | IC-2526  |          | IC-2481   |
| User's Manual, Hardware         |          | IEM-     | 1236     |           |
| Mode Register Application Table |          | _        | _        |           |

| Product name<br>Document        | μPD78212(A) | μPD78213(A) | μPD78214(A) | μPD78P214(A) |  |
|---------------------------------|-------------|-------------|-------------|--------------|--|
| Brochure                        |             | -           | _           |              |  |
| Data Sheet                      |             | IC-2831     | IC-3095     |              |  |
| User's Manual, Hardware         | IEU-1236    |             |             |              |  |
| Mode Register Application Table |             | _           | _           |              |  |

### • µPD78218A sub-series

| Product name<br>Document                       | μPD78217A | μPD78218A | μPD78P218A | μPD78P218A(A) |
|--|-----------|-----------|------------|---------------|
| Brochure                                       |           | _         | -          |               |
| Data Sheet                                     | IC-2748   |           | IC-2722    | IC-3188       |
| User's Manual, Hardware                        |           | IEU-1     | 1313       |               |
| Special Function Register<br>Application Table |           | _         | -          |               |

# • $\mu$ PD78224 sub-series

| Product name<br>Document                       | μPD78220 | μPD78224 | μPD78P224 |
|--|----------|----------|-----------|
| Brochure                                       |          | _        |           |
| Data Sheet                                     | IC-2     | 374      | IC-2475   |
| User's Manual, Hardware                        |          | IEU-1215 |           |
| Special Function Register<br>Application Table |          | _        |           |

# • $\mu$ PD78234A sub-series

| Product name<br>Document                       | μPD78233 | μPD78234 | μPD78237 | μPD78238 | μPD78P238 | μPD78234(A) | μPD78238(A) |
|--|----------|----------|----------|----------|-----------|-------------|-------------|
| Brochure                                       |          |          |          | _        |           |             |             |
| Data Sheet                                     |          | IC-2     | 2476     |          | IC-2607   | IC-2        | 984         |
| User's Manual, Hardware                        | IEU-1290 |          |          |          |           |             |             |
| Special Function Register<br>Application Table |          |          |          | _        |           |             |             |

# • µPD78244 sub-series

| Product name<br>Document                       | μPD78243 | μPD78244 |
|--|----------|----------|
| Brochure                                       | _        | _        |
| Data Sheet                                     | IC-2     | 774      |
| User's Manual, Hardware                        | IEU-     | 1316     |
| Special Function Register<br>Application Table | _        | _        |

# CONTENTS

| CHAPTER 1 | 78K/ | II SERI | ES FEATURES                            | 1  |
|-----------|------|---------|--|----|
|           | 1.1  | 78K/II  | SERIES PRODUCT EXPANSION DIAGRAM       | 2  |
|           | 1.2  | OUTLI   | NE OF µPD78214 SUB-SERIES PRODUCTS     | 3  |
|           |      | 1.2.1   | Features                               | 3  |
|           |      | 1.2.2   | Applications                           | 3  |
|           |      | 1.2.3   | Ordering Information and Quality Grade | 4  |
|           |      | 1.2.4   | Function Outline                       | 6  |
|           |      | 1.2.5   | Block Diagram                          | 8  |
|           | 1.3  | OUTLI   | NE OF µPD78218A SUB-SERIES PRODUCTS    | 9  |
|           |      | 1.3.1   | Features                               | 9  |
|           |      | 1.3.2   | Applications                           | 9  |
|           |      | 1.3.3   | Ordering Information and Quality Grade | 10 |
|           |      | 1.3.4   | Function Outline                       | 11 |
|           |      | 1.3.5   | Block Diagram                          | 13 |
|           | 1.4  | OUTLI   | NE OF µPD78224 SUB-SERIES PRODUCTS     | 14 |
|           |      | 1.4.1   | Features                               | 14 |
|           |      | 1.4.2   | Applications                           | 14 |
|           |      | 1.4.3   | Ordering Information and Quality Grade | 15 |
|           |      | 1.4.4   | Function Outline                       | 16 |
|           |      | 1.4.5   | Block Diagram                          | 17 |
|           | 1.5  | OUTLI   | NE OF µPD78234 SUB-SERIES PRODUCTS     | 18 |
|           |      | 1.5.1   | Features                               | 18 |
|           |      | 1.5.2   | Applications                           | 18 |
|           |      | 1.5.3   | Ordering Information and Quality Grade | 19 |
|           |      | 1.5.4   | Function Outline                       | 21 |
|           |      | 1.5.5   | Block Diagram                          | 23 |
|           | 1.6  | OUTLI   | NE OF µPD78244 SUB-SERIES PRODUCTS     | 24 |
|           |      | 1.6.1   | Features                               | 24 |
|           |      | 1.6.2   | Applications                           | 24 |
|           |      | 1.6.3   | Ordering Information and Quality Grade | 25 |
|           |      | 1.6.4   | Function Outline                       | 26 |
|           |      | 1.6.5   | Block Diagram                          | 28 |
| CHAPTER 2 | 78K/ | II SERI | ES PRODUCTS                            | 29 |

| CHAPTER 3 | MEN  | IORY SPACE  | . 37 |
|-----------|------|---|------|
|           | 3.1  | MEMORY SPACE  | . 37 |
|           |      | 3.1.1 µPD78214 Sub-Series Memory Space              | . 38 |
|           |      | 3.1.2 µPD78218A Sub-Series Memory Space             | . 38 |
|           |      | 3.1.3 µPD78224 Sub-Series Memory Space              | . 39 |
|           |      | 3.1.4 µPD78234 Sub-Series Memory Space              | . 39 |
|           |      | 3.1.5 µPD78244 Sub-Series Memory Space              | . 40 |
|           | 3.2  | INTERNAL PROGRAM MEMORY AREA (INTERNAL ROM)         | 41   |
|           | 3.3  | VECTOR TABLE AREA                                   | . 42 |
|           | 3.4  | CALLT INSTRUCTION TABLE AREA                        | . 43 |
|           | 3.5  | CALLF INSTRUCTION ENTRY TABLE                       | . 43 |
|           | 3.6  | INTERNAL RAM AREA                                   | . 44 |
|           | 3.7  | EEPROM AREA (µPD78244 SUB-SERIES ONLY)              | . 46 |
|           | 3.8  | SPECIAL FUNCTION REGISTER (SFR) AREA                | . 46 |
|           | 3.9  | EXTERNAL SFR AREA (EXCEPT $\mu$ PD78224 SUB-SERIES) | 46   |
|           | 3.10 | EXTERNAL MEMORY SPACE                               | . 47 |
|           | 3.11 | EXTERNAL EXPANSION DATA MEMORY SPACE                | . 48 |
| CHAPTER 4 | REG  | ISTERS  | . 51 |
|           | 4.1  | CONTROL REGISTERS                                   | . 51 |
|           |      | 4.1.1 Program Counter (PC)                          | . 51 |
|           |      | 4.1.2 Program Status Word (PSW)                     | . 51 |
|           |      | 4.1.3 Stack Pointer (SP)                            | . 53 |
|           | 4.2  | GENERAL REGISTERS                                   | . 54 |
|           |      | 4.2.1 Configuration                                 | . 54 |
|           |      | 4.2.2 Functions                                     | . 56 |
|           | 4.3  | SPECIAL FUNCTION REGISTERS (SFR)                    | . 57 |
| CHAPTER 5 | INTE | ERRUPT FUNCTIONS                                    | . 59 |
|           | 5.1  | INTERRUPT REQUESTS                                  | . 60 |
|           |      | 5.1.1 Software Interrupt Requests                   | . 60 |
|           |      | 5.1.2 Nonmaskable Interrupt Requests                | . 60 |
|           |      | 5.1.3 Maskable Interrupt Requests                   | . 60 |
|           | 5.2  | MACRO SERVICE FUNCTION                              | . 61 |
| CHAPTER 6 | ADD  | RESSING   | . 63 |
|           | 6.1  | INSTRUCTION ADDRESS ADDRESSING                      | . 63 |
|           |      | 6.1.1 Relative Addressing                           | . 63 |
|           |      | 6.1.2 Immediate Addressing                          |      |
|           |      | 6.1.3 Table Indirect Addressing                     | . 65 |

|           |                             | 6.1.4  | Register Addressing                                  | 65  |  |  |
|-----------|-----------------------------|--------|--|-----|--|--|
|           | 6.2                         | OPER   | AND ADDRESS ADDRESSING                               | 66  |  |  |
|           |                             | 6.2.1  | Implied Addressing                                   | 66  |  |  |
|           |                             | 6.2.2  | Register Addressing                                  | 67  |  |  |
|           |                             | 6.2.3  | Immediate Addressing                                 | 69  |  |  |
|           |                             | 6.2.4  | Short Direct Addressing                              | 70  |  |  |
|           |                             | 6.2.5  | Special Function Register (SFR) Addressing           | 72  |  |  |
|           |                             | 6.2.6  | Stack Addressing                                     | 73  |  |  |
|           | 6.3                         | 1M-BY  | TE EXPANSION SPACE ADDRESSING                        | 74  |  |  |
|           |                             | 6.3.1  | Direct Addressing                                    | 74  |  |  |
|           |                             | 6.3.2  | Register Indirect Addressing                         | 77  |  |  |
|           |                             | 6.3.3  | Based Addressing                                     | 80  |  |  |
|           |                             | 6.3.4  | Indexed Addressing                                   | 83  |  |  |
| CHAPTER 7 | INST                        | RUCTI  | ON SET   | 87  |  |  |
|           | 7.1                         | OPER   | ATIONS   | 87  |  |  |
|           |                             | 7.1.1  | Operand Representation Format and Description Method | 87  |  |  |
|           |                             | 7.1.2  | Operation Field                                      |     |  |  |
|           |                             | 7.1.3  | Flag Field   | 89  |  |  |
|           |                             | 7.1.4  | List of Basic Instruction Operations                 | 90  |  |  |
|           |                             | 7.1.5  | Instruction Lists for Each Addressing Type           | 102 |  |  |
|           | 7.2                         | OPER   | ATION CODES  | 106 |  |  |
|           |                             | 7.2.1  | Operation Code Symbols                               | 106 |  |  |
|           |                             | 7.2.2  | Operation Code When mem, &mem, mem1 or &mem1 Is      |     |  |  |
|           |                             |        | Specified as Operand                                 | 108 |  |  |
|           |                             | 7.2.3  | List of Operation Codes                              | 109 |  |  |
|           | 7.3                         | INSTR  | UCTION CLOCK CYCLES                                  | 123 |  |  |
|           |                             | 7.3.1  | Clock Cycles Column                                  | 123 |  |  |
|           |                             | 7.3.2  | List of Clock Cycles                                 | 124 |  |  |
| CHAPTER 8 | INSTRUCTION DESCRIPTIONS 14 |        |  |     |  |  |
|           | 8.1                         | 8-BIT  | DATA TRANSFER INSTRUCTIONS                           | 143 |  |  |
|           | 8.2                         | 16-BIT | DATA TRANSFER INSTRUCTIONS                           | 146 |  |  |
|           | 8.3                         | 8-BIT  | OPERATION INSTRUCTIONS                               | 148 |  |  |
|           | 8.4                         | 16-BIT | OPERATION INSTRUCTIONS                               | 157 |  |  |
|           | 8.5                         | MULT   | IPLICATION/DIVISION INSTRUCTIONS                     | 161 |  |  |
|           | 8.6                         | INCRE  | EMENT/DECREMENT INSTRUCTIONS                         | 164 |  |  |
|           | 8.7                         | SHIFT  | ROTATE INSTRUCTIONS                                  | 169 |  |  |
|           | 8.8                         | BCD A  | ADJUSTMENT INSTRUCTIONS                              | 180 |  |  |
|           | 8.9                         | BIT M  | ANIPULATION INSTRUCTIONS                             | 183 |  |  |

|            | 8.10 | 8.10 CALL/RETURN INSTRUCTIONS |   |     |  |  |  |
|------------|------|-------------------------------|---|-----|--|--|--|
|            | 8.11 | STACK                         | ( MANIPULATION INSTRUCTIONS                             | 199 |  |  |  |
|            | 8.12 | UNCO                          | NDITIONAL BRANCH INSTRUCTIONS                           | 205 |  |  |  |
|            | 8.13 | COND                          | ITIONAL BRANCH INSTRUCTIONS                             | 207 |  |  |  |
|            | 8.14 | CPU C                         | ONTROL INSTRUCTIONS                                     | 216 |  |  |  |
| CHAPTER 9  | DEV  | ELOPM                         | ENT TOOLS   | 223 |  |  |  |
|            | 9.1  | DEVEL                         | OPMENT TOOLS  | 223 |  |  |  |
|            | 9.2  | OUTLI                         | NE OF TOOLS   | 230 |  |  |  |
|            |      | 9.2.1                         | Hardware  | 230 |  |  |  |
|            |      | 9.2.2                         | Software  | 234 |  |  |  |
|            | 9.3  | UPGR/                         | ADING OTHER IN-CIRCUIT EMULATORS TO 78K/II SERIES LEVEL | 240 |  |  |  |
|            |      | 9.3.1                         | Upgrading to IE-78240-R-A Level                         | 240 |  |  |  |
|            |      | 9.3.2                         | Upgrading to IE-78240-R Level                           | 241 |  |  |  |
|            |      | 9.3.3                         | Upgrading to IE-78240-R-A Level                         | 242 |  |  |  |
|            |      | 9.3.4                         | Upgrading to IE-78230-R Level                           | 243 |  |  |  |
|            |      | 9.3.5                         | Upgrading to IE-78220-R Level                           | 244 |  |  |  |
|            |      | 9.3.6                         | Upgrading to IE-78210-R Level                           | 245 |  |  |  |
| CHAPTER 10 | BUIL | .T-IN SC                      | DFTWARE   | 247 |  |  |  |
|            | 10.1 | REAL-                         | TIME OS   | 247 |  |  |  |
|            | 10.2 | FUZZY                         | INFERENCE DEVELOPMENT SUPPORT SYSTEM                    | 248 |  |  |  |
| APPENDIX A | INDE | X OF IN                       | NSTRUCTIONS (MNEMONICS CLASSIFIED BY FUNCTION)          | 249 |  |  |  |
| APPENDIX B | INDE | X OF IN                       | NSTRUCTIONS (MNEMONICS IN ALPHABETICAL ORDER)           | 251 |  |  |  |
| APPENDIX C | REV  | ISION H                       | IISTORY   | 253 |  |  |  |

\*

# LIST OF FIGURES

| Figure No. | Title                                    | Page |
|------------|--|------|
| 1-1        | 78K Series and 78K/II Series Composition | . 1  |
| 3-1        | Memory Map                               | 37   |
| 3-2        | Internal RAM Mapping                     | 45   |
| 3-3        | Example of Inter-Bank Data Transfer      | 49   |
| 3-4        | Example of Inter-Bank Data Transfer      | 50   |
| 4-1        | Program Counter Configuration            | 51   |
| 4-2        | Program Status Word Configuration        | 51   |
| 4-3        | Stack Pointer Configuration              | 53   |
| 4-4        | Data Saved to Stack Area                 | 53   |
| 4-5        | Data Restored from Stack Area            | 53   |
| 4-6        | General Register Configuration           | 54   |
| 9-1        | Development Tool Configuration           | 224  |

# LIST OF TABLES

| Table No. | Title  | Page |
|-----------|--|------|
| 3-1       | Vector Table   | 42   |
| 3-2       | Internal RAM Area in 78K/II Series Products                        | 44   |
| 3-3       | External Memory Space in 78K/II Series Products                    | 47   |
| 4-1       | Register Bank Selection  | 52   |
| 4-2       | Correspondence Between Function Names and Absolute Names           | 57   |
| 5-1       | Interrupt Request Servicing Modes                                  | 59   |
| 7-1       | 8-Bit Instructions for Each Addressing Type                        | 102  |
| 7-2       | 16-Bit Instructions for Each Addressing Type                       | 103  |
| 7-3       | Bit Manipulation Instructions for Each Addressing Type             | 104  |
| 7-4       | Call Instructions and Branch Instructions for Each Addressing Type | 105  |
| 7-5       | Operation Codes for mem, &mem                                      | 108  |
| 7-6       | Table of Instruction Execution Cycles                              | 136  |
| 9-1       | Development Tools (for Screen Debugger)                            | 226  |
| 9-2       | Development Tools (for In-Circuit Emulator Control Program)        | 228  |

# **CHAPTER 1 78K/II SERIES FEATURES**

The 78K series consists of the 5 series shown in Figure 1-1.

The 78K/II series is one of these 5 series, and comprises general-purpose type products with an on-chip 8-bits CPU.

These products have an instruction system and high-performance interrupt controller suited to control applications, and also incorporate a high-performance CPU provided with a 1M-byte data memory space.

The 78K/II series further comprises 5 sub-series (the  $\mu$ PD78214 sub-series,  $\mu$ PD78218A sub-series,  $\mu$ PD78224 sub-series,  $\mu$ PD78234 sub-series, and  $\mu$ PD78244 sub-series), allowing the most suitable sub-series to be selected for the particular application.

Each sub-series has the same CPU, with differences in the peripheral hardware only; consequently the entire instruction set is shared by all sub-series. The only difference between products within the same sub-series, moreover, is the size of memory.





\*

## 1.1 78K/II SERIES PRODUCT EXPANSION DIAGRAM



# 1.2 OUTLINE OF μPD78214 SUB-SERIES PRODUCTS (μPD78212, 78213, 78214, 78P214, 78212(A), 78213(A), 78214(A), 78P214(A))

#### 1.2.1 Features

- Instruction cycle : 333 ns (μPD78212, 78214, 78P214) 500 ns (μPD78213)
- On-chip memory
  - ROM

| Mask ROM | : 16K bytes (μPD78214)      |
|----------|-----------------------------|
|          | 8K bytes (μPD78212)         |
|          | Not incorporated (µPD78213) |
| PROM     | : 16K bytes (μPD78P214)     |
| • RAM    | : 512 bytes                 |

- 384 bytes (µPD78212 only)
- I/O pins : 54 36 (μPD78213 only)
- On-chip 8-bit A/D converter (8 analog inputs)
- Timer/counters
  - 16 bits x 1
  - 8 bits x 3
- Serial interface
   Independent on-chip UART and CSI
- μPD78212(A), 78213(A), 78214(A), 78P214(A):
   "Special" quality grade products of μPD78212, 78213, 78214, 78P214

### 1.2.2 Applications

- Standard products : OA equipment including printers, typewriters, PPCs, facsimile, etc., electronic musical instruments, inverters, cameras, etc.
- Special products : Automotive electronic equipment, combustion control, disaster/crime prevention unit

# 1.2.3 Ordering Information and Quality Grade

# (1) Ordering information

| Ordering code         | Package   | On-chip ROM   |
|-----------------------|---|---------------|
| μPD78212CW-xxx        | 64-pin plastic shrink DIP (750 mil)             | Mask ROM      |
| μPD78212GC-xxx-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Mask ROM      |
| μPD78212GJ-xxx-5BJ    | 74-pin plastic QFP (20 x 20 mm body)            | Mask ROM      |
| μPD78213CW            | 64-pin plastic shrink DIP (750 mil)             | None          |
| μPD78213GC-AB8        | 64-pin plastic QFP (14 x 14 mm body)            | None          |
| μPD78213GJ            | 74-pin plastic QFP (20 x 20 mm body)            | None          |
| μPD78213GQ-36         | 64-pin plastic QUIP                             | None          |
| μPD78213L             | 68-pin plastic QFJ (🗆 950 mil)                  | None          |
| μPD78214CW-xxx        | 64-pin plastic shrink DIP (750 mil)             | Mask ROM      |
| μPD78214GC-xxx-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Mask ROM      |
| μPD78214GJ-xxx-5BJ    | 74-pin plastic QFP (20 x 20 mm body)            | Mask ROM      |
| μPD78214GQ-xxx-36     | 64-pin plastic QUIP                             | Mask ROM      |
| μPD78214L-xxx         | 68-pin plastic QFJ (🗆 950 mil)                  | Mask ROM      |
| μPD78P214CW           | 64-pin plastic shrink DIP (750 mil)             | One-time PROM |
| μPD78P214GC-AB8       | 64-pin plastic QFP (14 x 14 mm body)            | One-time PROM |
| μPD78P214GJ           | 74-pin plastic QFP (20 x 20 mm body)            | One-time PROM |
| μPD78P214GQ-36        | 64-pin plastic QUIP                             | One-time PROM |
| μPD78P214L            | 68-pin plastic QFJ (🗆 950 mil)                  | One-time PROM |
| μPD78P214DW           | 64-pin ceramic shrink DIP with window (750 mil) | EPROM         |
| μPD78212CW(A)-xxx     | 64-pin plastic shrink DIP (750 mil)             | Mask ROM      |
| μPD78212GC(A)-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body)            | Mask ROM      |
| μPD78213CW(A)         | 64-pin plastic shrink DIP (750 mil)             | None          |
| μPD78213GQ(A)-36      | 64-pin plastic QUIP                             | None          |
| μPD78214CW(A)-xxx     | 64-pin plastic shrink DIP (750 mil)             | Mask ROM      |
| μPD78214GC(A)-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body)            | Mask ROM      |
| μPD78214GJ(A)-xxx-5BJ | 74-pin plastic QFP (20 x 20 mm body)            | Mask ROM      |
| μPD78214GQ(A)-xxx-36  | 64-pin plastic QUIP                             | Mask ROM      |
| μPD78214L(A)-xxx      | 68-pin plastic QFJ (🗆 950 mil)                  | Mask ROM      |
| μPD78P214CW(A)        | 64-pin plastic shrink DIP (750 mil)             | One-time PROM |
| μPD78P214GC(A)-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | One-time PROM |

**Remark** xxx is the ROM code number.

### (2) Quality grade

| Ordering code         | Package   | Quality grade |
|-----------------------|---|---------------|
| μPD78212CW-xxx        | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78212GC-xxx-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
| μPD78212GJ-xxx-5BJ    | 74-pin plastic QFP (20 x 20 mm body)            | Standard      |
| μPD78213CW            | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78213GC-AB8        | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
| μPD78213GJ            | 74-pin plastic QFP (20 x 20 mm body)            | Standard      |
| μPD78213GQ-36         | 64-pin plastic QUIP                             | Standard      |
| μPD78213L             | 68-pin plastic QFJ (□ 950 mil)                  | Standard      |
| μPD78214CW-xxx        | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78214GC-xxx-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
| μPD78214GJ-xxx-5BJ    | 74-pin plastic QFP (20 x 20 mm body)            | Standard      |
| μPD78214GQ-xxx-36     | 64-pin plastic QUIP                             | Standard      |
| μPD78214L-xxx         | 68-pin plastic QFJ (🗆 950 mil)                  | Standard      |
| μPD78P214CW           | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78P214GC-AB8       | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
| μPD78P214GJ           | 74-pin plastic QFP (20 x 20 mm body)            | Standard      |
| μPD78P214GQ-36        | 64-pin plastic QUIP                             | Standard      |
| μPD78P214L            | 68-pin plastic QFJ (□ 950 mil)                  | Standard      |
| μPD78P214DW           | 64-pin ceramic shrink DIP with window (750 mil) | Standard      |
| μPD78212CW(A)-xxx     | 64-pin plastic shrink DIP (750 mil)             | Special       |
| μPD78212GC(A)-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body)            | Special       |
| μPD78213CW(A)         | 64-pin plastic shrink DIP (750 mil)             | Special       |
| μPD78213GQ(A)-36      | 64-pin plastic QUIP                             | Special       |
| μPD78214CW(A)-xxx     | 64-pin plastic shrink DIP (750 mil)             | Special       |
| μPD78214GC(A)-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body)            | Special       |
| μPD78214GJ(A)-xxx-5BJ | 74-pin plastic QFP (20 x 20 mm body)            | Special       |
| μPD78214GQ(A)-xxx-36  | 64-pin plastic QUIP                             | Special       |
| μPD78214L(A)-xxx      | 68-pin plastic QFJ (□ 950 mil)                  | Special       |
| μPD78P214CW(A)        | 64-pin plastic shrink DIP (750 mil)             | Special       |
| μPD78P214GC(A)-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Special       |
|                       |   |               |

**Remark** xxx is the ROM code number.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

### 1.2.4 Function Outline

|                              |                          | Proc      | luct name              | μPD78212                             | μPD78214   | μPD78P214  | μPD78213   |  |
|------------------------------|--------------------------|-----------|------------------------|--------------------------------------|--|--|--|--|
| Item                         |                          |           |                        | 4                                    |  | •  |  |  |
| Number of ba                 |                          |           |                        |                                      |  | 65   |  |  |
| Minimum inst<br>(at 12 MHz o |                          | ition tim | e                      |                                      | 333 ns 5   |  |  |  |
| On-chip memory capacity ROM  |                          |           | 8K bytes<br>(Mask ROM) | 16K bytes<br>(Mask ROM               |  | ROM-less   |  |  |
| RAM                          |                          |           | 384 bytes              |                                      | 512 byte   |  |  |  |
| Memory spac                  | e                        |           |                        | Program: 64K                         | bytes, data:   | 1M byte  |  |  |
| I/O pins                     |                          | Input     |                        |                                      |  | 14   |  |  |
|                              |                          | Outpu     | t                      |                                      |  | 12   |  |  |
|                              |                          | Input/    | output                 |                                      | 28   |  | 10   |  |
|                              |                          | Total     |                        |                                      | 54   |  | 36   |  |
| Additional                   | Pins with p              | ull-up re | sistor                 |                                      | 34   |  | 16   |  |
| function<br>pins <b>Note</b> | LED direct drive outputs |           |                        | 16 —                                 |  |  | —  |  |
| pine                         | Transistor of            | direct dr | ive outputs            | 8                                    |  |  |  |  |
| ROM-less mo                  | de setting               |           |                        |                                      |  |  | ROM-less<br>product  |  |
| Real-time out                | put ports                |           |                        | 4 bits x 2 or 8 bits x 1             |  |  |  |  |
| General regis                | ters                     |           |                        | 8 bits x 8 x 4 banks (memory mapped) |  |  |  |  |
| Timer/counte                 | "S                       |           |                        | 16-bit timer/co                      | Capt   | er register x 1<br>ure register x 1<br>pare register x 2           | Pulse output<br>capability<br>( Toggle output<br>PWM/PPG<br>output |  |
|                              |                          |           |                        | 8-bit timer/cou                      | Capt<br>regis  | er register x 1<br>ure/compare<br>ster x 1<br>pare register x 1    | Pulse output<br>capability<br>(Real-time<br>output:<br>4 bits x 2  |  |
|                              |                          |           | 8-bit timer/cou        | Capt                                 | er register x 1<br>ure register x 1<br>pare register x 2 | Pulse output<br>capability<br>( Toggle output<br>PWM/PPG<br>output |  |  |
|                              |                          |           |                        | 8-bit timer/cou                      |  | er register x 1<br>pare register x 1                               |  |  |
| Serial interface             |                          |           | UART                   |                                      | 1 channel (incor<br>dedicated baud i                     |  |  |  |
|                              |                          |           |                        | CSI (3-wire se                       | rial I/O, SBI) :   | 1 channel  |  |  |

(Continued)

Note Additional function pins are included in the I/O pins.

| Product name<br>Item | μPD78212  | μPD78214  | μPD78P214                             | μPD78213 |  |
|----------------------|---|---|---------------------------------------|----------|--|
| A/D converter        | 8-bit resolution  | x 8 channels  |                                       |          |  |
| Interrupts           | 19 sources (7 external, 12 internal) + BRK instruction<br>2-level priority (programmable)<br>2 servicing modes (vectored interrupts, macro service) |   |                                       |          |  |
| Instruction set      | 16-bit operation<br>Multiply/divide (8 bits x 8 bits, 16 bits/8 bits)<br>Bit manipulation<br>BCD adjustment, etc.                                   |   |                                       |          |  |
| Package              | 64-pin plastic C<br>68-pin plastic C<br>64-pin plastic C<br>74-pin plastic C  | QFP (14 x 14 mm<br>QFP (20 x 20 mm<br>shrink DIP with | D78212)<br>(except μPD7821<br>n body) |          |  |

#### 1.2.5 Block Diagram



#### 1.3 OUTLINE OF μPD78218A SUB-SERIES PRODUCTS (μPD78217A, 78218A, 78P218A, 78218A(A))

#### 1.3.1 Features

- Instruction cycle : 333 ns (μPD78218A, 78P218A) 500 ns (µPD78217A)
- On-chip memory
  - ROM Mask ROM : 32K bytes (µPD78218A) Not incorporated (µPD78217A) PROM : 32K bytes (µPD78P218A) RAM : 1024 bytes
- Upward compatible with μPD78214 series Enhanced macro service & timer/counters, increased on-chip memory size
- I/O pins : 54 36 (µPD78217A only)
- On-chip 8-bit A/D converter (8 analog inputs)
- Timer/counters
  - 16 bits x 1
  - 8 bits x 3
- Serial interface Independent on-chip UART and CSI
- μPD78218A(A) : "Special" quality grade product of μPD78218A.

#### 1.3.2 Applications

- Standard products: OA equipment including printers, typewriters, PPCs, facsimile, etc., electronic musical instruments, inverters, cameras, etc.
- Special products : Automotive electrical equipment, combustion control, disaster/crime prevention unit

\*

## 1.3.3 Ordering Information and Quality Grade

#### (1) Ordering information

| Ordering code          | Package   | On-chip ROM   |
|------------------------|---|---------------|
| μPD78217ACW            | 64-pin plastic shrink DIP (750 mil)             | None          |
| μPD78217AGC-AB8        | 64-pin plastic QFP (14 x 14 mm body)            | None          |
| μPD78218ACW-xxx        | 64-pin plastic shrink DIP (750 mil)             | Mask ROM      |
| μPD78218AGC-xxx-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Mask ROM      |
| μPD78P218ACW           | 64-pin plastic shrink DIP (750 mil)             | One-time PROM |
| μPD78P218AGC-AB8       | 64-pin plastic QFP (14 x 14 mm body)            | One-time PROM |
| μPD78P218ADW           | 64-pin ceramic shrink DIP with window (750 mil) | EPROM         |
| μPD78218ACW(A)-xxx     | 64-pin plastic shrink DIP (750 mil)             | Mask ROM      |
| μPD78218AGC(A)-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body)            | Mask ROM      |

**Remark** xxx is the ROM code number.

#### (2) Quality grade

| Ordering code          | Package   | Quality grade |
|------------------------|---|---------------|
| μPD78217ACW            | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78217AGC-AB8        | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
|                        |   |               |
| μPD78218ACW-xxx        | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78218AGC-xxx-AB8    | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
|                        |   |               |
| μPD78P218ACW           | 64-pin plastic shrink DIP (750 mil)             | Standard      |
| μPD78P218AGC-AB8       | 64-pin plastic QFP (14 x 14 mm body)            | Standard      |
| μPD78P218ADW           | 64-pin ceramic shrink DIP with window (750 mil) | Standard      |
|                        |   |               |
| μPD78218ACW(A)-xxx     | 64-pin plastic shrink DIP (750 mil)             | Special       |
| µPD78218AGC(A)-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body)            | Special       |

**Remark** xxx is the ROM code number.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

# 1.3.4 Function Outline

|  |                 | Pro     | duct name  | μPD78218A                            | μPD78P218A  | μPD78217A                           |  |  |
|--|-----------------|---------|------------|--------------------------------------|---|-------------------------------------|--|--|
| Item   |                 |         |            | μι Β/ο2 Ιολ                          |   | μιστοΣτητ                           |  |  |
| Number of basic instructions (mnemonics)                 |                 |         | emonics)   |                                      | 65  |                                     |  |  |
| Minimum instruction execution time (at 12 MHz operation) |                 |         |            | 333                                  | 3 ns  | 500 ns                              |  |  |
| On-chip memory capacity ROM                              |                 |         | ROM        | 32K bytes<br>(Mask ROM)              | 32K bytes (PROM)  | ROM-less                            |  |  |
|  |                 |         | RAM        |                                      | 1024 byte   |                                     |  |  |
| Memory space   | ce              |         |            | Program: 64K byte                    | es, data: 1M byte   |                                     |  |  |
| I/O pins   |                 | Inpu    | t          |                                      | 14  |                                     |  |  |
|  |                 | Outp    | out        |                                      | 12  |                                     |  |  |
|  |                 | Inpu    | t/output   | 2                                    | 8   | 10                                  |  |  |
|  |                 | Tota    | I          | 5                                    | 4   | 36                                  |  |  |
| Additional   | Pins with pull- | -up re  | sistor     | 3                                    | 4   | 16                                  |  |  |
| function<br>pins <b>Note</b>                             | LED direct dri  | ve ou   | tputs      | 1                                    | —   |                                     |  |  |
|  | Transistor dire | ect dri | ve outputs | 8                                    |   |                                     |  |  |
| ROM-less m   | ode setting     |         |            | EA pin = low level   ROM-less pro    |   |                                     |  |  |
| Real-time ou   | tput ports      |         |            | 4 bits x 2 or 8 bits x 1             |   |                                     |  |  |
| General regi   | sters           |         |            | 8 bits x 8 x 4 banks (memory mapped) |   |                                     |  |  |
| Timer/counte   | ers             |         |            | 16-bit timer/counter                 | S Timer register x 1<br>Capture register x<br>Compare register  | c1 capability                       |  |  |
|  |                 |         |            | 8-bit timer/counter                  | Timer register x 1<br>Capture/compare<br>register x 1<br>Compare register x 1<br>Compare register x 1Pulse output<br>capability<br>Real-time<br>output:<br>4 bits x 2 |                                     |  |  |
|  |                 |         |            | 8-bit timer/counter :                | 2 Timer register x 1<br>Capture register x<br>Compare register  | (1 capability                       |  |  |
|  |                 |         |            | 8-bit timer/counter                  | 3 Timer register x 1<br>Compare register  |                                     |  |  |
| Serial interface   |                 |         |            | UART                                 | baud rate ge  | ncorporating dedicated<br>enerator) |  |  |
|  |                 |         |            | CSI (3-wire serial I/                | O, SBI): 1 channel  |                                     |  |  |

(Continued)

**Note** Additional function pins are included in the I/O pins.

| Product nam     | μPD78218A  | μPD78P218A  | μPD78217A |  |  |  |
|-----------------|--|---|-----------|--|--|--|
| A/D converter   | 8-bit resolution x 8   | 8-bit resolution x 8 channels   |           |  |  |  |
| Interrupts      | 2-level priority (pro  | 19 sources (7 external, 12 internal) + BRK instruction<br>2-level priority (programmable)<br>2 servicing modes (vectored interrupts, macro service) |           |  |  |  |
| Instruction set | Bit manipulation   | Multiply/divide (8 bits x 8 bits, 16 bits/8 bits)   |           |  |  |  |
| Package         | 64-pin plastic shrink DIP (750 mil)<br>64-pin plastic QFP (14 x 14 mm body)<br>64-pin ceramic shrink DIP with window (750 mil):<br>μPD78P218A only |   |           |  |  |  |

#### 1.3.5 Block Diagram



# 1.4 OUTLINE OF μPD78224 SUB-SERIES PRODUCTS (μPD78220, 78224, 78P224)

#### 1.4.1 Features

- Instruction cycle : 333 ns (μPD78224, 78P224) 500 ns (μPD78220)
- On-chip memory
  - ROM
    - Mask ROM : 16K bytes (μPD78224) Not incorporated (μPD78220) PROM : 16K bytes (μPD78P224)
  - RAM : 640 bytes
- I/O pins : 71
   53 (μPD78220 only)
- Comparator : 4-bit resolution x 8
- Timer/counters
  - 16 bits x 1
  - 8 bits x 2
- Serial interface Independent on-chip UART and CSI

#### 1.4.2 Applications

Areas handling a large amount of data such as kanji character generators, typewriters, hand-held word processors, ECRs, etc.

# 1.4.3 Ordering Information and Quality Grade

#### (1) Ordering information

| Ordering code      | Package                              | On-chip ROM   |
|--------------------|--------------------------------------|---------------|
| μPD78220GJ-5BG     | 94-pin plastic QFP (20 x 20mm body)  | None          |
| μPD78220L          | 84-pin plastic QFJ (🗆 1150 mil)      | None          |
|                    |                                      |               |
| μPD78224GJ-xxx-5BG | 94-pin plastic QFJ (20 x 20 mm body) | Mask ROM      |
| μPD78224L-xxx      | 84-pin plastic QFJ (🗆 1150 mil)      | Mask ROM      |
|                    |                                      |               |
| μPD78P224GJ-5BG    | 94-pin plastic QFP (20 x 20 mm body) | One-time PROM |
| μPD78P224L         | 84-pin plastic QFJ (🗆 1150 mil)      | One-time PROM |

Remark xxx is the ROM code number.

#### (2) Quality grade

| Ordering code      | Package                              | Quality grade |
|--------------------|--------------------------------------|---------------|
| μPD78220GJ-5BG     | 94-pin plastic QFP (20 x 20 mm body) | Standard      |
| μPD78220L          | 84-pin plastic QFJ (🗆 1150 mil)      | Standard      |
|                    |                                      |               |
| μPD78224GJ-xxx-5BG | 94-pin plastic QFP (20 x 20 mm body) | Standard      |
| μPD78224L-xxx      | 84-pin plastic QFJ (□ 1150 mil)      | Standard      |
|                    |                                      |               |
| μPD78P224GJ-5BG    | 94-pin plastic QFP (20 x 20 mm body) | Standard      |
| μPD78P224L         | 84-pin plastic QFJ (🗆 1150 mil)      | Standard      |

**Remark** xxx is the ROM code number.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

### 1.4.4 Function Outline

|   | Pro    | duct name  |   |  |                                  |
|---|--------|--|---|--|----------------------------------|
| Item  |        |  | μPD78224  | μPD78P224  | μPD78220                         |
| Number of basic instructions (mnemonics)                    |        | 65   |   |  |                                  |
| Minimum instruction execution time<br>(at 12 MHz operation) |        | 333 ns   |   | 500 ns   |                                  |
| On-chip memory capacity                                     |        | ROM  | 16K bytes<br>(Mask ROM)   | 16K bytes (PROM)   | ROM-less                         |
|   |        | RAM  | 640 bytes   |  |                                  |
| Memory space  |        |  | Program: 64K bytes, data: 1M byte   |  |                                  |
| I/O pins  | Input  |  | 8   |  |                                  |
|   | Output |  | 20<br>LED drive capability: 8   |  | 12<br>LED drive<br>capability: 8 |
|   | Inpu   | t/output   | 35  |  | 25                               |
|   | Tota   | I  | 63  |  | 45                               |
| ROM-less mode setting                                       |        | ĒĀ pin = low level   |   | ROM-less product   |                                  |
| Real-time output ports                                      |        | 4 bits x 2 or 8 bits x 1   |   |  |                                  |
| General registers   |        | 8 bits x 8 x 4 banks (memory mapped)   |   |  |                                  |
| Timer/counters  |        | 16-bit timer/counter   | s   Timer register x 1<br>  Capture register x<br>  Compare register      |  |                                  |
|   |        | 8-bit timer/counter 7  | Timer register x 1<br>Capture/compare<br>register x 1<br>Compare register | Pulse output<br>capability<br>x 1 $\begin{pmatrix} Real-time \\ output: \\ 4 bits x 2 \end{pmatrix}$ |                                  |
|   |        | 8-bit timer/counter 2  | 2   Timer register x 1<br>Capture register x<br>Compare register          |  |                                  |
| Serial interface  |        | UART : 1 channel<br>CSI (3-wire serial I/O, SBI) : 1 channel   |   |  |                                  |
| Comparator  |        | 4-bit resolution x 8   |   |  |                                  |
| Interrupts  |        | 17 sources (8 external, 9 internal) + BRK instruction<br>2-level priority (programmable)<br>2 servicing modes (vectored interrupts, macro service) |   |  |                                  |
| Instruction set   |        | 16-bit operation<br>Multiply/divide (8 bits x 8 bits, 16 bits/8 bits)<br>Bit manipulation<br>BCD adjustment, etc.                                  |   |  |                                  |
| Package   |        |  | 94-pin plastic QFP (20 x 20 mm body)<br>84-pin plastic QFJ (□ 1150 mil)   |  |                                  |

#### 1.4.5 Block Diagram



# 1.5 OUTLINE OF μPD78234 SUB-SERIES PRODUCTS (μPD78233, 78234, 78237, 78238, 78P238, 78234(A), 78238(A))

#### 1.5.1 Features

- Instruction cycle : 333 ns (μPD78234, 78238, 78P238) 500 ns (μPD78233, 78237)
- On-chip memory

  - 1024 bytes (μPD78237, 78238, 78P238)
- I/O pins
   : 64 (μPD78234, 78238, 78P238)
   46 (μPD78233, 78237)
- On-chip 8-bit A/D converter (8 analog inputs)
- On-chip 8-bit D/A converter (2 analog outputs)
- 12-bit PWM outputs (2 outputs)
- Timer/counters
  - 16 bits x 1
  - 8 bits x 3
- Serial interface
   Independent on-chip UART and CSI
- μPD78234(A), 78238(A): "Special" quality grade products of μPD78234, 78238

#### 1.5.2 Applications

- Standard products : OA equipment including LBP printers, typewriters, HDDs, FDDs, PPCs, facsimile, etc., electronic musical instruments, inverters, cameras, air conditioners, etc.
- Special products : Automotive electronic equipment, combustion control, disaster/crime prevention unit
# 1.5.3 Ordering Information and Quality Grade

# (1) Ordering information

| Ordering code         | Package                              | On-chip ROM   |
|-----------------------|--------------------------------------|---------------|
| μPD78233GC-3B9        | 80-pin plastic QFP (14 x 14 mm body) | None          |
| μPD78233GJ-5BG        | 94-pin plastic QFP (20 x 20 mm body) | None          |
| μPD78233LQ            | 84-pin plastic QFJ (□ 1150 mil)      | None          |
| μPD78234GC-xxx-3B9    | 80-pin plastic QFP (14 x 14 mm body) | Mask ROM      |
| μPD78234GJ-xxx-5BG    | 94-pin plastic QFP (20 x 20 mm body) | Mask ROM      |
| μPD78234LQ-xxx        | 84-pin plastic QFJ (□ 1150 mil)      | Mask ROM      |
| μPD78237GC-3B9        | 80-pin plastic QFP (14 x 14 mm body) | None          |
| μPD78237GJ-5BG        | 94-pin plastic QFP (20 x 20 mm body) | None          |
| μPD78237LQ            | 84-pin plastic QFJ (□ 1150 mil)      | None          |
| μPD78238GC-3B9        | 80-pin plastic QFP (14 x 14 mm body) | Mask ROM      |
| μPD78238GJ-5BG        | 94-pin plastic QFP (20 x 20 mm body) | Mask ROM      |
| μPD78238LQ            | 84-pin plastic QFJ (□ 1150 mil)      | Mask ROM      |
| μPD78P238GC-3B9       | 80-pin plastic QFP (14 x 14 mm body) | One-time PROM |
| μPD78P238GJ-5BG       | 94-pin plastic QFP (20 x 20 mm body) | One-time PROM |
| μPD78P238LQ           | 84-pin plastic QFJ (🗆 1150 mil)      | One-time PROM |
| μPD78P238KF           | 94-pin ceramic WQFN                  | EPROM         |
| μPD78234GC(A)-xxx-3B9 | 80-pin plastic QFP (14 x 14 mm body) | Mask ROM      |
| μPD78234GJ(A)-xxx-5BG | 94-pin plastic QFP (20 x 20 mm body) | Mask ROM      |
| μPD78238GC(A)-xxx-3B9 | 80-pin plastic QFP (14 x 14 mm body) | Mask ROM      |
| μPD78238GJ(A)-xxx-5BG | 94-pin plastic QFP (20 x 20 mm body) | Mask ROM      |

**Remark** xxx is the ROM code number.

## (2) Quality grade

| Ordering code         | Package                                | Quality grade |
|-----------------------|--|---------------|
| μPD78233GC-3B9        | 80-pin plastic QFP (14 x 14 mm body)   | Standard      |
| μPD78233GJ-5BG        | 94-pin plastic QFP (20 x 20 mm body)   | Standard      |
| μPD78233LQ            | 84-pin plastic QFJ (🗆 1150 mil )       | Standard      |
| μPD78234GC-xxx-3B9    | 80-pin plastic QFP (14 x 14 mm body)   | Standard      |
| μPD78234GJ-xxx-5BG    | 94-pin plastic QFP (20 x 20 mm body)   | Standard      |
| μPD78234LQ-xxx        | 84-pin plastic QFJ ( $\Box$ 1150 mil ) | Standard      |
| μPD78237GC-3B9        | 80-pin plastic QFP (14 x 14 mm body)   | Standard      |
| μPD78237GJ-5BG        | 94-pin plastic QFP (20 x 20 mm body)   | Standard      |
| μPD78237LQ            | 84-pin plastic QFJ (□ 1150 mil )       | Standard      |
|                       |  |               |
| μPD78238GC-xxx-3B9    | 80-pin plastic QFP (14 x 14 mm body)   | Standard      |
| μPD78238GJ-xxx-5BG    | 94-pin plastic QFP (20 x 20 mm body)   | Standard      |
| μPD78238LQ-xxx        | 84-pin plastic QFJ (□ 1150 mil )       | Standard      |
| μPD78P238GC-3B9       | 80-pin plastic QFP (14 x 14 mm body)   | Standard      |
| μPD78P238GJ-5BG       | 94-pin plastic QFP (20 x 20 mm body)   | Standard      |
| μPD78P238LQ           | 84-pin plastic QFJ (🗆 1150 mil )       | Standard      |
| μPD78P238KF           | 94-pin ceramic WQFN                    | Standard      |
| μPD78234GC(A)-xxx-3B9 | 80-pin plastic QFP (14 x 14 mm body)   | Special       |
| μPD78234GJ(A)-xxx-5BG | 94-pin plastic QFP (20 x 20 mm body)   | Special       |
| μPD78238GC(A)-xxx-3B9 | 80-pin plastic QFP (14 x 14 mm body)   | Special       |
| μPD78238GJ(A)-xxx-5BG | 94-pin plastic QFP (20 x 20 mm body)   | Special       |
|                       |  |               |

**Remark** xxx is the ROM code number.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

## 1.5.4 Function Outline

|   |                  |           |  | l   |                         |                                 |           |                        |
|---|------------------|-----------|--|---|-------------------------|---------------------------------|-----------|------------------------|
| Item  | Product name     |           | μPD78234   | μPD78238  | μPD78P238               | μPD78233                        | μPD78237  |                        |
| Number of ba  | isic instruction | ns (mne   | emonics)   | 65  |                         |                                 |           |                        |
| Minimum inst<br>(at 12 MHz o  |                  | tion tim  | e  |   | 333 ns                  |                                 | 500       | ) ns                   |
| On-chip mem   | ory capacity     |           | ROM  | 16K bytes<br>(Mask ROM)   | 32K bytes<br>(Mask ROM) | 32/16K<br>bytesNote 1<br>(PROM) | ROM       | -less                  |
|   |                  |           | RAM  | 640 bytes   | 1024 bytes              | 1024/640<br>bytesNote 1         | 640 bytes | 1024 bytes             |
| Memory spac   | e                |           |  | Program:  | 64K bytes, da           | ata: 1M byte                    |           |                        |
| I/O pins  |                  | Input     |  |   |                         | 16                              |           |                        |
|   |                  | Outpu     | t  |   |                         | 12                              |           |                        |
|   |                  | Input/    | output   |   | 36                      |                                 | 1         | 8                      |
|   |                  | Total     |  |   | 64                      |                                 | 4         | 6                      |
| Additional  | Pins with pu     | ull-up re | esistor  |   | 42                      |                                 | 24        |                        |
| function<br>pins <b>Note 2</b>  | LED direct       | drive ou  | itputs   | 24  |                         |                                 | 8         |                        |
|   | Transistor c     | direct dr | ive outputs  | 8   |                         |                                 |           |                        |
| ROM-less mo   | de setting       |           |  | MODE pi<br>high lev   |                         | Not possible ROM-less product   |           | s product              |
| Real-time out   | put ports        |           |  | 4 bits x 2 or 8 bits x 1  |                         |                                 |           |                        |
| General regis   | ters             |           |  | 8 bits x 8 x 4 banks (memory mapped)  |                         |                                 |           |                        |
| 8-bit timer/counter 1<br>Capture register x 1<br>Compare register x 2<br>P<br>O<br>O<br>P<br>Capture/compare<br>register x 1<br>Capture/compare<br>register x 1<br>Capture/compare<br>ca<br>register x 1<br>Capture/compare<br>ca<br>ca<br>ca<br>ca<br>ca<br>ca<br>ca<br>ca<br>ca<br>ca |                  |           | ster x 1 ca<br>ster x 2 (To<br>P <sup>1</sup><br>ou<br>O | ulse output<br>apability<br>oggle output<br>WM/PPG<br>utput<br>ne-shot<br>ulse output |                         |                                 |           |                        |
|   |                  |           |  | Capture/compare capability<br>register x 1 (Real-time                                 |                         |                                 |           | eal-time<br>itput:     |
|   |                  |           |  | Capture register x 1 capability   |                         |                                 |           | oggle output<br>WM/PPG |
|   |                  |           |  | 8-bit timer/o   |                         | Fimer register<br>Compare regis |           |                        |
|   |                  |           |  |   |                         |                                 |           | (Continued             |

# Notes 1. Set by software

**2.** Additional function pins are included in the I/O pins.

(Continued)

| Item                | Product name | μPD78234  | μPD78238                       | μPD78P238  | μPD78233   | μPD78237 |  |
|---------------------|--------------|---|--------------------------------|--|------------|----------|--|
| PWM output function |              |   | ution x 2 cha<br>Jency = 23.4  |  |            |          |  |
| Serial interface    |              | UART : 1 channel (incorporating<br>dedicated baud rate gener<br>CSI (3-wire serial I/O, SBI) : 1 channel  |                                |  |            |          |  |
| A/D converter       |              | 8-bit resolu  | tion x 8 chan                  | nels   |            |          |  |
| D/A converter       |              | 8-bit resolu  | tion x 2 chan                  | nels   |            |          |  |
| Interrupts          |              | 19 sources (7 external, 12 internal) + BRK instruction<br>2-level priority (programmable)<br>2 servicing modes (vectored interrupts, macro service) |                                |  |            |          |  |
| Instruction set     |              | 16-bit operation<br>Multiply/divide (8 bits x 8 bits, 16 bits/8 bits)<br>Bit manipulation<br>BCD adjustment, etc.                                   |                                |  |            |          |  |
| Package             |              | 94-pin plas<br>84-pin plas  | tic QFP (20 x<br>tic QFJ (⊟ 11 | t 14 mm body<br>20 mm body<br>50 mil)<br>uPD78P238 o | <i>'</i> ) |          |  |

#### 1.5.5 Block Diagram



23

#### 1.6 OUTLINE OF µPD78244 SUB-SERIES PRODUCTS (µPD78243, 78244)

## 1.6.1 Features

- Instruction cycle : 333 ns (μPD78244) 500 ns (μPD78243)
- On-chip memory
  - ROM Mask ROM : 16K bytes (μPD78244) Not incorporated (μPD78243)
  - RAM : 512 bytes
- On-chip EEPROMNote: 512 bytes
- **Note** Electrically erasable/programmable read-only memory. Unlike ordinary data memory (RAM), EEPROM can retain data in the event of a power failure.
- I/O pins : 54 (μPD78244)
   36 (μPD78243)
- On-chip 8-bit A/D converter (8 analog inputs)
- Timer/counters
  - 16 bits x 1
  - 8 bits x 3
- Serial interface Independent on-chip UART and CSI

## 1.6.2 Applications

OA equipment including printers, typewriters, cameras, PPCs, facsimile, etc., adjustment data storage in application set assembly, data retention in case of power failure, etc.

## 1.6.3 Ordering Information and Quality Grade

## (1) Ordering information

| Ordering code      | Package                              | On-chip ROM |
|--------------------|--------------------------------------|-------------|
| μPD78243CW         | 64-pin plastic shrink DIP (750 mil)  | None        |
| μPD78243GC-AB8     | 64-pin plastic QFP (14 x 14 mm body) | None        |
|                    |                                      |             |
| μPD78243CW-xxx     | 64-pin plastic shrink DIP (750 mil)  | Mask ROM    |
| μPD78243GC-xxx-AB8 | 64-pin plastic QFP (14 x 14 mm body) | Mask ROM    |

Remark xxx is the ROM code number.

## (2) Quality grade

| Ordering code  | Package                              | Quality grade |
|----------------|--------------------------------------|---------------|
| μPD78243CW     | 64-pin plastic shrink DIP (750 mil)  | Standard      |
| μPD78243GC-AB8 | 64-pin plastic QFP (14 x 14 mm body) | Standard      |
|                |                                      |               |
| μPD78243CW-xxx | 64-pin plastic shrink DIP (750 mil)  | Standard      |
| μPD78243GC-AB8 | 64-pin plastic QFP (14 x 14 mm body) | Standard      |

**Remark** xxx is the ROM code number.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

## 1.6.4 Function Outline

|                                |                 | Proc   | duct name    | μPD78244  | μPD78243                         |  |  |  |
|--------------------------------|-----------------|--|--------------|---|----------------------------------|--|--|--|
| Item                           |                 |  |              |   |                                  |  |  |  |
| Number of bas                  | sic instructior | ns (mne  | emonics)     |   | 65                               |  |  |  |
| Minimum instr<br>(at 12 MHz op |                 | tion tim   | e            | 333 ns  | 500 ns                           |  |  |  |
| On-chip memo                   | ory capacity    |  | ROM          | 16K bytes   | ROM-less                         |  |  |  |
|                                |                 |  | EEPROM       | 512   | bytes                            |  |  |  |
|                                |                 |  | RAM          | 512   | bytes                            |  |  |  |
| Memory space                   | e               |  |              | Program: 64K bytes, data: 1   | M byte                           |  |  |  |
| I/O pins                       |                 | Input  |              |   | 14                               |  |  |  |
|                                |                 | Outpu  | t            |   | 12                               |  |  |  |
|                                |                 | Input/   | output       | 28  | 10                               |  |  |  |
|                                |                 | Total  |              | 54  | 36                               |  |  |  |
| Additional                     | Pins with pu    | ull-up re  | esistor      | 34  | 16                               |  |  |  |
| function<br>pins <b>Note</b>   | LED direct      | drive outputs  |              | 16  | _                                |  |  |  |
| pins                           | Transistor c    | direct di  | rive outputs | 8   |                                  |  |  |  |
| ROM-less mod                   | de setting      |  |              | ĒĀ pin = low level  | ROM-less product                 |  |  |  |
| Real-time outp                 | out ports       |  |              | 4 bits x 2 or 8 bits x 1  |                                  |  |  |  |
| General regist                 | ers             |  |              | 8 bits x 8 x 4 banks (memory mapped)  |                                  |  |  |  |
| Timer/counter                  | s               | 16-bit timer/counters Timer register x 1 Pulse<br>Capture register x 1 capal<br>Compare register x 2 Togg<br>PWM<br>outpu<br>One-<br>pulse |              |   |                                  |  |  |  |
|                                |                 |  |              | 8-bit timer/counter 1 Timer register x 1 Pulse output<br>Capture/compare register x 1 Capability<br>register x 1 Compare register x 1 Abits x 2 |                                  |  |  |  |
|                                |                 |  |              | 8-bit timer/counter 2<br>Capture register x 1<br>Compare register x 2<br>PWM/PF<br>output   |                                  |  |  |  |
|                                |                 |  |              |   | register x 1<br>are register x 1 |  |  |  |

(Continued)

**Note** Additional function pins are included in the I/O pins.

| Product name<br>Item | μPD78244  | μPD78243 |  |  |  |
|----------------------|---|----------|--|--|--|
| Serial interface     | UART : 1 channel (incorporating<br>dedicated baud rate generator)<br>CSI (3-wire serial I/O, SBI): 1 channel  |          |  |  |  |
| A/D converter        | 8-bit resolution x 8 channels   |          |  |  |  |
| Interrupts           | <ul> <li>21 sources (7 external, 14 internal) + BRK instruction</li> <li>2-level priority (programmable)</li> <li>2 servicing modes (vectored interrupts, macro service)</li> </ul> |          |  |  |  |
| Instruction set      | 16-bit operation<br>Multiply/divide (8 bits x 8 bits, 16 bits/8 bits)<br>Bit manipulation<br>BCD adjustment, etc.   |          |  |  |  |
| Package              | 64-pin plastic shrink DIP (750 r<br>64-pin plastic QFP (14 x 14 mn  |          |  |  |  |

#### 1.6.5 Block Diagram



Notes 1. µPD78243: Not incorporated; µPD78244: 16K bytes 2. Internal dual-port RAM

# **CHAPTER 2 78K/II SERIES PRODUCTS**

This chapter shows the functions of the 78K/II series products in tabular form. For further details, please refer to the relevant User's Manual.

| Sub-series name                               |                                       | μΡΟ  | 078214 sub-se   | ries                                     | μPD78218A                                     | sub-series                               | μPD78224 sub-series                      |  |  |
|---|---------------------------------------|--|---|--|---|--|--|--|--|
| Item  | Product name                          | μPD78212                                     | μPD78213  | μPD78214<br>(μPD78P214)                  | μPD78217A                                     | μ <b>PD78218A</b><br>(μPD78P218A)        | μPD78220                                 | μPD78224<br>(μPD78P224)                  |  |
| Number  |                                       |  | 65 (Common to 78K/II series)  |  |   |  |  |  |  |
| Minimum<br>executior                          | instruction<br>time                   | 333 ns                                       | 500 ns  | 333 ns                                   | 500 ns  | 333 ns                                   | 500 ns                                   | 333 ns                                   |  |
| PUSH ar<br>instructic<br>time (nur<br>clocks) | n execution                           | When the sta<br>port RAM: 5<br>Other than at |   | rnal dual                                | When the sta<br>internal dual<br>Other than a | port RAM: 6                              | When the sta<br>internal dual<br>or 7    | ack area is<br>port RAM: 5               |  |
| temperat                                      | g ambient<br>ure and<br>bltage range  |  | Other than $\mu$ PD78P218A: T <sub>A</sub> = -40 to +85°C, V <sub>DD</sub> = +5 V ±10%<br>$\mu$ PD78P218A: T <sub>A</sub> = -40 to +85°C, V <sub>DD</sub> = +5 V ± 0.3V<br>T <sub>A</sub> = -40 to +85°C, V <sub>DD</sub> = +5 V ± 0.3V<br>T <sub>A</sub> = -10 to +70°C, V <sub>DD</sub> = +5 V ±10% |  |   |  |  |  |  |
| General                                       | registers                             |  |   | 8 b                                      | oits x 8 x 4 bar                              | ks                                       |  |  |  |
| Bank reg                                      | isters                                |  |   | P6 and PM6                               |   |  | P6                                       | only                                     |  |
| On-chip                                       | ROM                                   | 8K bytes                                     | None  | 16K bytes                                | None  | 32K bytes                                | None                                     | 16K bytes                                |  |
| memory  | EEPROM                                |  |   |  | None  |  |  |  |  |
|   | RAM                                   | 384 bytes                                    | 512   | bytes                                    | 1024  | bytes                                    | 640 bytes                                |  |  |
| Memory  | space                                 | Prog   | gram memory s   | space: 64K by                            | tes; Data mem                                 | ory space: 1M                            | byte                                     |  |  |
| I/O   | Input                                 |  |   | 14                                       |   |  | 8  |  |  |
| pins  | Output                                |  |   | 12                                       |   |  | 12                                       | 20                                       |  |
|   | Input/output                          | 28   | 10  | 28                                       | 10  | 28                                       | 25                                       | 35                                       |  |
|   | Total                                 | 54   | 36  | 54                                       | 36  | 54                                       | 45                                       | 63                                       |  |
| Addi-<br>tional<br>func-                      | Pins with<br>pull-up<br>resistor      | 34   | 16  | 34                                       | 16  | 34                                       | None                                     |  |  |
| tion<br>pins<br>Note                          | LED direct<br>drive<br>outputs        | 16   | 0   | 16                                       | 0   | 16                                       | 8  |  |  |
|   | Transistor<br>direct drive<br>outputs |  |   | No                                       | one   |  |  |  |  |
|   | P0                                    |  |   | 8  | 3-bit output por                              | t  | •  |  |  |
|   | P1                                    |  |   | _  |   |  | 8-bit l                                  | /O port                                  |  |
|   | P2                                    |  |   |  | 8-bit input port                              |  |  |  |  |
|   | P3                                    |  |   |  | 8-bit I/O port                                |  |  |  |  |
|   | P4                                    | 8-bit I/O port                               | _   | 8-bit I/O port                           | _   | 8-bit I/O port                           | _  | 8-bit I/O port                           |  |
|   | P5                                    | 8-bit I/O port                               | _   | 8-bit I/O port                           | _   | 8-bit I/O port                           | _  | 8-bit I/O port                           |  |
|   | P6                                    | 4-bit output<br>port + 4-bit<br>I/O port     | 4-bit output<br>port + 2-bit<br>I/O port  | 4-bit output<br>port + 4-bit<br>I/O port | 4-bit output<br>port + 2-bit<br>I/O port      | 4-bit output<br>port + 4-bit<br>I/O port | 4-bit output<br>port + 2-bit<br>I/O port | 4-bit output<br>port + 4-bit<br>I/O port |  |
|   | P7                                    |  |   | 6-bit input port                         |   |  | 7-bit l                                  | /O port                                  |  |

**Note** Additional function pins are included in I/O pins.

|                                   |                             |                 |  |   | (1/)                |
|-----------------------------------|-----------------------------|-----------------|--|---|---------------------|
|                                   | μPD78234                    | sub-series      |  | μPD78244  | sub-series          |
| μPD78233                          | μPD78234                    | μPD78237        | μPD78238<br>(μPD78P238)                            | μPD78243  | μPD78244            |
|                                   |                             | 65 (Common t    | o 78K/II series)                                   | 1   |                     |
| 500 ns                            | 333 ns                      | 500 ns          | 333 ns   | 500 ns  | 333 ns              |
| When the stac<br>Other than ab    | tk area is interr<br>ove: 8 | nal dual port R | AM: 6  |   | I                   |
| $\Gamma_{A} = -40 \text{ to } +8$ | 85°C, Vdd = +5              | V ±10%          |  | $T_A = -10 \text{ to}$<br>$V_{DD} = -10 \text{ to}$ | +70°C,<br>⊦5 V ±10% |
|                                   |                             | 8 bits x 8      | x 4 banks  |   |                     |
|                                   |                             | P6 an           | d PM6  |   |                     |
| None                              | 16K bytes                   | None            | 32K bytes<br>(32K/16K<br>bytes <sup>Note</sup> )   | None  | 16K bytes           |
|                                   | Nc                          | one             |  | 512   | bytes               |
| 640                               | bytes                       | 1024 bytes      | 1024 bytes<br>(1024/640<br>bytes <sup>Note</sup> ) | 512   | bytes               |
| Prog                              | gram memory s               | pace: 64K by    | tes; Data memo                                     | ory space: 1M                                       | byte                |
|                                   | 1                           | 6               |  | 1   | 4                   |
|                                   |                             |                 | 2  |   | _                   |
| 18                                | 36                          | 18              | 36   | 10  | 28                  |
| 46                                | 64                          | 46              | 64   | 36  | 54                  |
| 24                                | 42                          | 24              | 42   | 16  | 34                  |
| 8                                 | 24                          | 8               | 24   | 0   | 16                  |
|                                   |                             |                 | 8  |   |                     |
|                                   |                             | 8-bit input     | /output port                                       |   |                     |
|                                   | 8-bit input/                | output port     |  | -   |                     |
|                                   |                             | 8-bit in        | put port   |   |                     |

|  | 8-bit input/output port                  |  |  |   |                |  |  |  |
|--|--|--|--|---|----------------|--|--|--|
|  | 8-bit input/                             | -  | _  |   |                |  |  |  |
|  | 8-bit input port                         |  |  |   |                |  |  |  |
|  | 8-bit input/output port                  |  |  |   |                |  |  |  |
| —  | 8-bit I/O port                           | —  | 8-bit I/O port                           | — | 8-bit I/O port |  |  |  |
| _  | 8-bit I/O port                           | —  | 8-bit I/O port                           | — | 8-bit I/O port |  |  |  |
| 4-bit output<br>port + 2-bit<br>I/O port | 4-bit output<br>port + 4-bit<br>I/O port | 4-bit output<br>port + 2-bit<br>I/O port | 4-bit output<br>port + 4-bit<br>I/O port |   |                |  |  |  |
|  | 8-bit in                                 | 6-bit in                                 | put port                                 |   |                |  |  |  |

Note Set by software

| Sub-series name             |                                      | μPD78214 sub-series                             |   |                                       | μPD78218   | A sub-series               | $\mu$ PD78224 sub-series |                       |
|-----------------------------|--------------------------------------|---|---|---------------------------------------|--|----------------------------|--------------------------|-----------------------|
| ltem                        | Product name                         | μPD78212  | μPD78213                                      | μPD78214<br>(μPD78P214)               | μPD78217A  | μPD78218A<br>(μPD78P218A)  | μPD78220                 | μPD78224<br>μPD78P224 |
| PWM ou                      | utputs                               |   |   |                                       | None   | •                          |                          |                       |
| Compar                      | ators                                |   |   | None                                  |  |                            | 4 bit                    | s x 8                 |
| A/D con                     | verter                               |   |   | 8 bits x 8                            |  |                            | No                       | one                   |
| Conve<br>select             | ersion time<br>ion                   |   | Select accord                                 | ing to the oper                       | ating frequency  | /                          | -                        | _                     |
| AV <sub>REF</sub><br>voltag | input<br>je range                    |   | 3.4 V to VDD                                  |                                       | 3.6 V  | to Vdd                     | _                        | _                     |
|                             | voltage<br>d restriction             | Always pin vo<br>for pins selec<br>of ADM regis | bltage from 0 \<br>ted by bits AN<br>ter only | / to AV <sub>REF</sub><br>IIO to ANI2 | Pin voltage t<br>AV <sub>REF</sub> for pir<br>to A/D conve<br>during A/D c | ns subject<br>ersion only, | -                        | _                     |
| D/A con                     | verter                               |   |   |                                       | None   |                            |                          |                       |
| Fimer/<br>count-            | 16-bit timer<br>counter              |   |   |                                       | 1  |                            |                          |                       |
| ers                         | 8-bit timer<br>counter               |   | 2   |                                       |  |                            |                          |                       |
|                             | Toggle<br>outputs                    | 4   |   |                                       |  |                            |                          |                       |
|                             | PWM/PPG<br>output                    |   | Ν   | lo                                    |  |                            |                          |                       |
|                             | One-shot<br>pulse                    |   | No Yes  |                                       |  |                            | No                       |                       |
|                             | Interrupt<br>sources                 | 7   |   |                                       |  |                            | :                        | 5                     |
| External                    | SFR area                             | 16 bytes 0FFD0H to 0FFDFH                       |   |                                       |  |                            | No                       | one                   |
| Serial                      | UART                                 | 1 channel                                       |   |                                       |  |                            |                          |                       |
| nter-<br>ace                | CSI                                  |   |   | 1                                     | channel (for SE  | 31)                        |                          |                       |
|                             | BRG timer                            |   | Yes (Dual fo                                  | unction as time                       | er/counter 3)  |                            | Y                        | es                    |
|                             | Dedicated<br>baud rate<br>generator  | Yes   |   |                                       |  |                            | ~                        | lo                    |
|                             | External<br>baud rate<br>clock input | Yes   |   |                                       |  |                            | Ν                        | lo                    |
| Real-tim                    | ne output ports                      |   |   | 4 b                                   | oits x 2 or 8 bits   | s x 1                      | -                        |                       |

(2/3)

| μPD78234 sub-series          |   |  | μPD78244                    | sub-series              |          |
|------------------------------|---|--|-----------------------------|-------------------------|----------|
| μPD78233                     | 78233 μPD78234 μPD78237 μPD78238<br>(μPD78P238) |  |                             | μPD78243                | μPD78244 |
| 12 bits x 2                  |   |  |                             | No                      | ne       |
| None                         |   |  |                             |                         |          |
|                              | 8 bits x 8                                      |  |                             |                         |          |
| Can be selected arbitrarily. |   |  | Select acco<br>operating fr | ording to the requency. |          |
| 3.4 V to VDD                 |   |  | 3.6 V                       | to Vdd                  |          |

Pin voltage from 0 V to  $\mathsf{AV}_{\mathsf{REF}}$  for pins subject to A/D conversion, only during A/D conversion

| 8 bits x 2                        | None  |  |  |  |  |  |
|-----------------------------------|-------|--|--|--|--|--|
| 1                                 |       |  |  |  |  |  |
| 3                                 |       |  |  |  |  |  |
| 4                                 |       |  |  |  |  |  |
| Yes                               |       |  |  |  |  |  |
| Yes                               |       |  |  |  |  |  |
| 7                                 |       |  |  |  |  |  |
| 16 bytes 0FFD0H to 0FFDFH         |       |  |  |  |  |  |
| 1 channel                         |       |  |  |  |  |  |
| 1 channel (for SBI)               |       |  |  |  |  |  |
| Yes (Dual function as timer/count | er 3) |  |  |  |  |  |
| Yes                               |       |  |  |  |  |  |
| Yes                               |       |  |  |  |  |  |

4 bits x 2 or 8 bits x 1

| Sub-series name  | μΡΟ   | 78214 sub-se | ries                    | μPD78218A   | A sub-series   | μPD78224  | sub-series                              |
|--|---|--------------|-------------------------|---|--|---|---|
| Product name<br>Item   | μPD78212  | μPD78213     | μPD78214<br>(μPD78P214) | μPD78217A   | μ <b>PD78218A</b><br>(μPD78P218A)                      | μPD78220  | μPD78224<br>μPD78P224                   |
| Interrupts   |   | 2            | levels (program         | nmable), vector   | red/macro servi  | ce  |   |
| External   |   |              | 7                       |   |  |   | 8                                       |
| Internal   |   |              | 12                      |   |  | 9   | 9                                       |
| Interrupts permitted<br>use of macro<br>service  |   |              | 15                      |   |  |   | 6                                       |
| Macro service<br>counter bits  |   | 8 bits only  |                         |   | selectable<br>Type A)                                  | 8 bits  | s only                                  |
| Macro service<br>type C MPD/MPT<br>increment   | Only low-order 8 bits incremented<br>(high-order unchanged)   |              |                         | 16 bits ind   | cremented  | incremente  | order 8 bits<br>d (high-order<br>anged) |
| Macro service<br>execution time  | Macro service execution time of the $\mu$ PD78214 series is the same as the Macro service execution time of the $\mu$ PD78218A series is the same as or that of the $\mu$ PD78244 series.<br>The execution time varies depending on the mode. Compare these produces Manuals. |              |                         |   | that of the $\mu P$                                    | D78234 series   |   |
| Restriction when<br>data is transferred<br>from macro service<br>type A memory to<br>SFR | Generated when transfer data is D0H to DFH  |              |                         | Generated when transfer<br>source buffer (memory)<br>address is 0FED0H to<br>0FEDFH   |  | Generated w<br>data is D0H  |   |
| Standby function   |   |              | H                       | ALT/STOP mod  | de   |   |   |
| Oscillation stabi-<br>lization time after<br>STOP mode release                           | Fixed   |              |                         | Choice of two times   |  | Fi  | ked                                     |
| Pseudo-SRAM<br>refresh function  |   | Yes (Re      | fresh pulse wid         | th = 1/fcьк)  |  | Yes (Refres<br>width = 1.5/   |   |
| Memory access<br>restrictions  | None  |              |                         |   | FC80H to F<br>accessible v<br>function is u            | when refresh  |   |
| ROM-less mode<br>setting   | EA pin =<br>low level   | _            | EA pin =<br>low level   | _   | EA pin =<br>low level                                  | _   | EA pin =<br>low level                   |
| Package  | <ul> <li>68-pin plastic QFJ (□ 950 mil):<br/>Except μPD78212</li> <li>64-pin plastic QFP (14 x 14 mm body)</li> <li>74-pin plastic QFP (20 x 20 mm body)</li> <li>64-pin plastic QUIP: Except μPD78212</li> </ul>   |              |                         | <ul> <li>64-pin pla<br/>DIP (750 μ</li> <li>64-pin pla<br/>(14 x 14 μ</li> <li>64-pin cer<br/>DIP with v<br/>μPD78P2</li> </ul> | mil)<br>stic QFP<br>nm body)<br>amic shrink<br>vindow: | <ul> <li>84-pin plas<br/>(□ 1150 m</li> <li>94-pin plas<br/>(20 x 20 m</li> </ul> | il)<br>stic QFP                         |

|   |   |  |  |  | (0/0)                 |
|---|---|--|--|--|-----------------------|
|   | μPD78234  | sub-series   |  | μPD78244   | sub-series            |
| μPD78233  | μPD78234  | μPD78237   | μPD78238<br>(μPD78P238)                    | μPD78243   | μPD78244              |
|   | 2 levels (p   | programmable)  | , vectored/mac                             | ro service   |                       |
|   |   | -  | 7  |  |                       |
|   | 1   | 2  |  | 1  | 4                     |
|   |   | 1  | 5  |  |                       |
|   | 8/16  | 6 bits selectab                                      | e (except Type                             | e A)   |                       |
|   |   | 16 bits inc  | cremented                                  |  |                       |
| IPD78224 ser<br>as that of the<br>The execution | execution time<br>ies. Macro ser<br>μPD78234 serie<br>time varies de<br>eir User's Manu | vice execution<br>es or that of th<br>pending on the | time of the μPl<br>e μPD78244 se           | D78218A serie<br>eries.  | s is the same         |
| Generated wh                                    | en transfer data  | a is D0H to DF                                       | Η  | Generated v<br>source buffe<br>address is 0<br>0FEDFH                              |                       |
|   |   | HALT/ST  | OP mode                                    | I  |                       |
|   |   | Choice of  | two times                                  |  |                       |
|   | Ye  | s (Refresh pul                                       | se width = 1/fci                           | _ĸ)  |                       |
|   |   | Nc   | ne   |  |                       |
| _   | MODE pin =<br>high level  | _  | MODE pin =<br>high level<br>(not settable) | _  | ĒĀ pin =<br>low level |
| 80-pin plast<br>94-pin plast                    | ic QFJ (□ 1150<br>ic QFP (14 x 14<br>ic QFP (20 x 20<br>nic WQFN: μP                    | l mm body)<br>) mm body)                             |  | <ul> <li>64-pin plas<br/>DIP (750 n</li> <li>64-pin plas<br/>(14 x 14 m</li> </ul> | nil)<br>itic QFP      |

(3/3)

[MEMO]

# CHAPTER 3 MEMORY SPACE

#### 3.1 MEMORY SPACE

In the 78K/II series, a 1M-byte memory space can be accessed. Program memory mapping differs according to the on-chip memory capacity and pin<sup>Note</sup> statuses. Therefore, see **Section 3.1.1** through **Section 3.1.5** for details of memory map address areas.

NoteμPD78214 sub-series, 78218A sub-series, 78224 sub-series,78224 sub-series, 78244 sub-series : EA pinμPD78234 sub-series : MODE pin



#### Figure 3-1. Memory Map

Notes 1. Access in 1M-byte expansion mode, \_\_\_\_\_: Internal memory

- 2. Access in external memory expansion mode (except µPD78224 sub-series)
- External data memory in μPD78213, 78217A, 78220, 78233, 78237 and 78243 (ROM-less products)

|                                   | Program memory                |                                 | Data r                        | nemory                         |
|-----------------------------------|-------------------------------|---------------------------------|-------------------------------|--------------------------------|
| Product name                      | Internal ROM                  | External memoryNote 1           | Internal RAM                  | External memoryNote 2          |
| μPD78212<br>(ĒĀ = L)              | _                             | 64896 bytes<br>00000H to 0FD7FH | 384 bytes<br>0FD80H to 0FEFFH | 960K bytes<br>10000H to FFFFFH |
| μPD78212<br>(ĒĀ = H)              | 8K bytes<br>00000H to 01FFFH  | 56704 bytes<br>02000H to 0FD7FH |                               |                                |
| μPD78213<br>(ĒĀ = L)              | _                             | 64768 bytes<br>00000H to 0FCFFH | 512 bytes<br>0FD00H to 0FEFFH |                                |
| μPD78214<br>μPD78P214<br>(ΕΑ = L) |                               |                                 |                               |                                |
| μPD78214<br>μPD78P214<br>(ĒĀ = H) | 16K bytes<br>00000H to 03FFFH | 48384 bytes<br>04000H to 0FCFFH |                               |                                |

## 3.1.1 $\mu$ PD78214 Sub-Series Memory Space

Notes 1. Access in external memory expansion mode. Common use with data memory is possible.2. Access in 1M-byte expansion mode.

## 3.1.2 µPD78218A Sub-Series Memory Space

|                                     | Program                       | n memory                        | Data memory                    |                                |
|-------------------------------------|-------------------------------|---------------------------------|--------------------------------|--------------------------------|
| Product name                        | Internal ROM                  | External memoryNote 1           | Internal RAM                   | External memoryNote 2          |
| μPD78217A<br>(ĒĀ = L)               | _                             | 64256 bytes<br>00000H to 0FAFFH | 1024 bytes<br>0FB00H to 0FEFFH | 960K bytes<br>10000H to FFFFFH |
| μPD78218A<br>μPD78P218A<br>(ĒĀ = L) |                               |                                 |                                |                                |
| μPD78218A<br>μPD78P218<br>(ĒĀ = H)  | 32K bytes<br>00000H to 07FFFH | 31488 bytes<br>08000H to 0FAFFH |                                |                                |

Notes 1. Access in external memory expansion mode. Common use with data memory is possible.

2. Access in 1M-byte expansion mode.

## 3.1.3 $\mu$ PD78224 Sub-Series Memory Space

| -                                 | Program                       | n memory                        | Data memory                   |                                |
|-----------------------------------|-------------------------------|---------------------------------|-------------------------------|--------------------------------|
| Product name                      | Internal ROM                  | External memoryNote 1           | Internal RAM                  | External memoryNote 2          |
| μ <u>PD</u> 78220<br>(EA = L)     | _                             | 64640 bytes<br>00000H to 0FC7FH | 640 bytes<br>0FC80H to 0FC7FH | 960K bytes<br>10000H to FFFFFH |
| μPD78224<br>μPD78P224<br>(ĒĀ = L) |                               |                                 |                               |                                |
| μPD78224<br>μPD78P224<br>(ĒĀ = H) | 16K bytes<br>00000H to 03FFFH | 48256 bytes<br>04000H to 0FC7FH |                               |                                |

Notes 1. Access in external memory expansion mode. Common use with data memory is possible.

2. Access in 1M-byte expansion mode.

## 3.1.4 µPD78234 Sub-Series Memory Space

|                                       | Program memory   |                                 | Data memory                    |                                |
|---------------------------------------|--|---------------------------------|--------------------------------|--------------------------------|
| Product name                          | Internal ROM   | External memoryNote 1           | Internal RAM                   | External memoryNote 2          |
| μPD78233<br>(MODE = H)                | _  | 64640 bytes<br>00000H to 0FC7FH | 640 bytes<br>0FC80H to 0FEFFH  | 960K bytes<br>10000H to FFFFFH |
| μPD78234<br>(MODE = H)                |  |                                 |                                |                                |
| μPD78234<br>(MODE = L)                | 16K bytes<br>00000H to 03FFFH  | 48256 bytes<br>04000H to 0FC7FH |                                |                                |
| μPD78237<br>(MODE = H)                | _  | 64256 bytes<br>00000H to 0FAFFH | 1024 bytes<br>0FB00H to 0FEFFH | -                              |
| μPD78238<br>(MODE = H)                |  |                                 |                                |                                |
| μPD78238<br>(MODE = L)                | 32K bytes<br>00000H to 07FFFH  | 31488 bytes<br>08000H to 0FAFFH |                                |                                |
| μPD78P238<br>(MODE = L) <b>Note 3</b> | μPD78234/78238 memory mapping can be selected by the memory size switchover register (IMS) |                                 |                                |                                |

Notes 1. Access in external memory expansion mode. Common use with data memory is possible.

- **2.** Access in 1M-byte expansion mode.
- 3. Cannot be used as MODE = H (ROM-less operation specification) in the  $\mu$ PD78P238.

## 3.1.5 µPD78244 Sub-Series Memory Space

| Program memory                               |                                  | Data memory                        |                                  |                                  |                                   |
|--|----------------------------------|------------------------------------|----------------------------------|----------------------------------|-----------------------------------|
| Product name                                 | Internal ROM                     | External<br>memory <b>Note 1</b>   | EEPROM                           | Internal RAM                     | External<br>memory <b>Note 2</b>  |
| μPD78243<br>(EA = L)<br>μPD78244<br>(EA = L) | _                                | 64256 bytes<br>00000H to<br>0FAFFH | 512 bytes<br>0FB00H to<br>0FCFFH | 512 bytes<br>0FD00H to<br>0FEFFH | 960K bytes<br>10000H to<br>FFFFFH |
| μPD78244<br>(ĒĀ = H)                         | 16K bytes<br>00000H to<br>03FFFH | 47872 bytes<br>04000H to<br>0FAFFH |                                  |                                  |                                   |

Notes 1. Access in external memory expansion mode. Common use with data memory is possible.

**2**. Access in 1M-byte expansion mode.

## 3.2 INTERNAL PROGRAM MEMORY AREA (INTERNAL ROM)

ROM is incorporated in 78K/II series products in the address spaces shown below, and can be used to store programs, table data, etc. This area is usually addressed by the program counter (PC).

| Product    | Address space    | Internal ROM |
|------------|------------------|--------------|
| μPD78212   | 00000H to 01FFFH | 8K x 8 bits  |
| μPD78214   | 00000H to 03FFFH | 16K x 8 bits |
| μPD78P214  |                  |              |
| μPD78224   |                  |              |
| μPD78P224  |                  |              |
| μPD78234   |                  |              |
| μPD78244   |                  |              |
| μPD78218A  | 00000H to 07FFFH | 32K x 8 bits |
| μPD78P218A |                  |              |
| μPD78238   |                  |              |
| μPD78P238  |                  |              |

**Remark** In ROM-less products or ROM-less operation in a product with on-chip ROM, this address space functions as external memory.

## 3.3 VECTOR TABLE AREA

The 64-byte area from 00000H to 0003FH is reserved as a vector table area. The vector table area holds the program start addresses used when a branch is made due to  $\overrightarrow{\text{RESET}}$  input or generation of an interrupt request. The low-order 8 bits of a 16-bit address are stored in an even address, and the high-order 8 bits in an odd address.

Any part of the area which is not used as a vector table can be used as program memory or data memory.

| Vector table address | Interrupts               |
|----------------------|--------------------------|
| 00000H               | Reset (RESET input)      |
| 00002H               | NMI                      |
| 00006H               | INTP0                    |
| 00008H               | INTP1                    |
| 0000AH               | INTP2                    |
| 0000CH               | INTP3                    |
| 0000EH               | INTP4/INTC30Note 1       |
| 00010H               | INTP5/INTADNote 1        |
| 00012H               | INTC20Note 1/INTP6Note 2 |
| 00014H               | INTC00                   |
| 00016H               | INTC01                   |
| 00018H               | INTC10                   |
| 0001AH               | INTC11                   |
| 0001CH               | INTC21                   |
| 00020H               | INTSER                   |
| 00022H               | INTSR                    |
| 00024H               | INTST                    |
| 00026H               | INTCSI                   |
| 00028H               | INTEERNote 3             |
| 0002AH               | INTEPWNote 3             |
| 0003EH               | BRK                      |

- Notes 1. Except µPD78224 sub-series
  - **2.**  $\mu$ PD78224 sub-series only
  - 3.  $\mu$ PD78244 sub-series only

## 3.4 CALLT INSTRUCTION TABLE AREA

The 64-byte area from 00040H to 0007FH is used to store 1-byte call instruction (CALLT) subroutine entry addresses.

In the CALLT instruction, this table is referenced and a branch is made to the address written in the table as a subroutine. As the CALLT instruction is one byte in length, the program object size can be compressed by using the CALLT instruction for subroutine calls which appear numerous times within a program. As a maximum of 32 subroutine entry addresses can be written in the table, it is recommended that they be registered in order to frequency of use.

If this area is not used as the CALLT instruction table, it can be used as ordinary program memory or data memory.

## 3.5 CALLF INSTRUCTION ENTRY TABLE

The area from 00800H to 00FFFH can be accessed by a direct subroutine call by means of a 2-byte call instruction (CALLF).

Since CALLF is a 2-byte call instruction, the object size can be compressed compared with use of the direct subroutine call instruction CALL (3 bytes). Speed is also increased when operating with external ROM.

When high speed is required, writing direct subroutines in this area is an effective solution.

When it is wished to reduce the object size, this can be achieved by writing an unconditional branch (BR) instruction in this area and locating the subroutine itself outside this area for subroutines which are called from 4 or more places. In this case, only the 3 bytes of the BR instruction take up space in the CALLF entry area, and thus the object size can be reduced with many subroutines.

## 3.6 INTERNAL RAM AREA

78K/II series products incorporate general-purpose static RAM. This area is configured as follows:

Internal RAM area

Peripheral RAM (PRAM)

Internal dual-port RAM (IRAM)

#### Table 3-2. Internal RAM Area in 78K/II Series Products

| Internal RAM            |                                 |                                 |                                 |
|-------------------------|---------------------------------|---------------------------------|---------------------------------|
| Product name            | Internal RAM area               | Peripheral RAM: PRAM            | Internal dual-port RAM: IRAM    |
| μPD78212                | 384 bytes<br>(0FD80H to 0FEFFH) | 128 bytes<br>(0FD80H to 0FDFFH) | 256 bytes<br>(0FE00H to 0FEFFH) |
| μPD78213                | 512 bytes                       | 256 bytes                       |                                 |
| μPD78214<br>μPD78P214   | (0FD00H to 0FEFFH)              | (0FD00H to 0FDFFH)              |                                 |
| μPD78217A               | 1024 bytes                      | 768 bytes                       |                                 |
| μPD78218A<br>μPD78P218A | (0FB00H to 0FEFFH)              | (0FB00H to 0FDFFH)              |                                 |
| μPD78220                | 640 bytes                       | 384 bytes<br>(0FC80H to 0FDFFH) |                                 |
| μPD78224<br>μPD78P224   | (0FC80H to 0FEFFH)              |                                 |                                 |
| μPD78233                |                                 |                                 |                                 |
| μPD78234                |                                 |                                 |                                 |
| μPD78237                | 1024 bytes                      | 768 bytes                       |                                 |
| μPD78238<br>μPD78P238   | (0FB00H to 0FEFFH)              | (0FB00H to 0FDFFH)              |                                 |
| μPD78243                | 512 bytes                       | 256 bytes                       |                                 |
| μPD78244                | (0FD00H to 0FEFFH)              | (0FD00H to 0FDFFH)              |                                 |

Internal dual-port RAM (IRAM) allows high-speed access. In particular, the area from 0FE20H to 0FEFFH can be used in short direct addressing mode for high-speed access.

This area is mapped as shown below.

- General register (0FEE0H to 0FEFFH)
   : (8 registers x 8 bits x 4 banks)
- Macro service control word (0FEC2H (0FED4HNote) to 0FEDFH) : (30 (12Note) x 8 bits)

Peripheral RAM (PRAM) is used as ordinary data memory.

**Note** µPD78224 sub-series

Internal RAM mapping is shown in Figure 3-2.



Figure 3-2. Internal RAM Mapping

#### Cautions 1. Program fetching is not possible from the internal RAM area.

- 2. In the  $\mu$ PD78224 sub-series, peripheral RAM (PRAM) cannot be used when the refresh function is used.
- **Remark** It is effective to locate frequency accessed data, work areas, status flags, etc., in the area from 0FE20H to 0FEC1H (0FED3HNote). Also, using the area from 0FE00H to 0FE1FH for the stack area or the area for macro service channel and macro service data transfers allows fast accesses, and is thus effective in improving system throughput. (Short direct addressing cannot be used on this area: It is manipulated in the same way as the rest of the memory space. However, since this area can be accessed at a higher speed than the rest of the memory space, from an overall viewpoint its use is recommended in the applications mentioned above.)

Note  $\mu$ PD78224 sub-series

## 3.7 EEPROM AREA (µPD78244 SUB-SERIES ONLY)

The 512-byte area from 0FB00H to 0FCFFH has EEPROM mapped onto it. EEPROM is memory which can be written to or read by a program, and which unlike internal RAM, retains data in the event of a power failure.

#### Caution The following instructions cannot be used on this area:

- MOVW meml, AX MOVW & meml, AX
- ROR4 meml
   ROR4 & meml
- ROL4 meml
   ROL4 & meml

## 3.8 SPECIAL FUNCTION REGISTER (SFR) AREA

The area from 0FF00H to 0FFFFH has on-chip peripheral hardware special function registers (SFRs) mapped onto it (see **documentation for individual products**).

With the exception of  $\mu$ PD78224 sub-series products, the area from 0FFD0H to 0FFDFH is mapped as the external SFR area, and allows access to externally connected peripheral I/Os etc. in a ROM-less product or in external memory expansion mode (set by the memory expansion mode register (MM)) in a product with on-chip ROM.

# Caution Addresses in this area which are not mapped as SFRs should not be accessed. An illegal access may result in CPU deadlock. A deadlock state can be released by reset input only.

## 3.9 EXTERNAL SFR AREA (EXCEPT µPD78224 SUB-SERIES)

The 16-byte area from 0FFD0H to 0FFDFH within the SFR area is mapped as the external SFR area. In the case of a ROM-less product or use of external memory expansion mode (set by the memory expansion mode register (MM)) in a product with on-chip ROM, externally connected peripheral I/Os etc. can be accessed using the address bus and address/data bus.

As the external SFR area can be accessed by SFR addressing, it has special characteristics such as allowing easy peripheral I/O manipulation, etc., enabling the object size to be reduced, and so forth.

Bus operations when accessing the external SFR area are the same as for ordinary memory accesses.

#### Caution There is no external SFR area in the $\mu$ PD78224 sub-series.

## 3.10 EXTERNAL MEMORY SPACE

External memory space is memory space which can be accessed in accordance with the setting of the memory expansion mode register (MM). It can be used for storage of programs, table data, etc., and allocation of peripheral I/O devices.

| External memory space             |  |  |
|-----------------------------------|--|--|
| 64896 bytes<br>(02000H to 0FD7FH) |  |  |
| 64768 bytes<br>(00000H to 0FCFFH) |  |  |
| 48384 bytes<br>(04000H to 0FCFFH) |  |  |
| 64256 bytes<br>(00000H to 0FAFFH) |  |  |
| 31488 bytes<br>(08000H to 0FAFFH) |  |  |
| 64640 bytes<br>(00000H to 0FC7FH) |  |  |
| 48256 bytes<br>(04000H to 0FC7FH) |  |  |
| 64640 bytes<br>(00000H to 0FC7FH) |  |  |
| 48256 bytes<br>(04000H to 0FC7FH) |  |  |
| 64256 bytes<br>(00000H to 0FAFFH) |  |  |
| 31488 bytes<br>(08000H to 0FAFFH) |  |  |
| 64256 bytes<br>(00000H to 0FAFFH) |  |  |
| 47872 bytes<br>(04000H to 0FAFFH) |  |  |
|                                   |  |  |

| Table 3-3. | External | Memory   | Space in  | 78K/II | Series | Products |
|------------|----------|----------|-----------|--------|--------|----------|
| Table 3-3. | LAternal | wiennory | Space III | 10101  | OCITES | Trouucis |

Note ROM-less product

## 3.11 EXTERNAL EXPANSION DATA MEMORY SPACE

The area from 10000H to FFFFH is space which can be accessed when the 1M-byte expansion mode has been specified by means of the memory expansion mode register (MM). In this case, pins P60 to P63 of port 6 function as the 4-bit expansion address bus (A16 to A19). The data memory space is handled as sixteen 64K-byte banks, with the P6 register and the low-order 4 bits of the PM6 register functioning as the bank registers used to select the bank.

This space is useful when handling large amounts of data, as in the case of a kanji character generator, for example.

This space can only be accessed when the bank to be used (4-bit address information on pins A16 to A19) has been set beforehand in the bank register (P60 to P63 of the P6 register or PM60 to PM63 of the PM6 register), and during execution of an instruction which has extended addressing capability.

As there are two bank registers (P6 and PM6), two banks can normally be used as banks on which operations are to be performed. One or other of the bank registers is selected according to whether or not "&" is affixed to the instruction operand. The P6 register is selected as the bank register when "&" is used, and the PM6 register is selected when "&" is not used.

This function facilitates processing in which, for example, data read from data ROM (e.g. kanji data for printing) is expanded or compressed and stored in RAM if a RAM area is specified with one of the two banks used as the main data bank, while a data ROM area is specified with the other bank used as the subsidiary bank.

**Remark** The operation code and execution time of instructions which use PM6 register as the bank register are shorter than those of instructions which use the P6 register. Also, instructions which manipulate the P6 register are shorter and have a shorter execution time than instructions which manipulate the PM6 register.

It is therefore efficient to use the PM6 register as the main bank register which specifies frequently accessed banks, and to use the P6 register as the subsidiary bank register for which the specified bank frequently changes.

- Cautions 1. In the μPD78224 sub-series the low-order 4 bits (PM60 to PM63) of the PM6 register should always be set to "0" before use. Since the low-order 4 bits of the PM6 register are used as "0", bank 0 is always accessed in an addressing mode without "&".
  - When the external expansion data memory space is not used, ensure to set "0" to the low-order 4 bits of the PM6 register (PM60 to PM63). A normal emulation cannot be performed by an in-circuit emulator if "0" is not set.

**Example 1.** µPD78224 sub-series inter-bank data transfer

• To select bank 5 as the expansion bank and transfer bank 5 data to bank 0.

| MOV<br>MOV<br>MOV<br>MOV | MM, #47H<br>PM6, #0H<br>P6, #5H<br>B, #0FFH | ; Set memory expansion mode<br>; Low-order 4 bits of PM6 always set to "0"<br>; Subsidiary bank register (P6) setting<br>; Loop counter setting |
|--------------------------|---|---|
| LOOP:                    | ÷   |   |
| MOV                      | A, &[HL+]                                   | ; Read from bank 5 (P6 register contents added as maximum address information)  |
| MOV                      | [DE+], A                                    | ; Store data in bank 0<br>(instruction without "&" accesses bank 0)   |
|                          | ÷   |   |
| DBNZ                     | B, \$LOOP                                   | ; Repeat processing   |

Figure 3-3. Example of Inter-Bank Data Transfer



**Remark** Both banks of MOV [DE+], and MOV A &[HL+] are stored in 0.

Example 2. Inter-bank data transfer in non-µPD78224 sub-series product

• To select bank 1 as the main bank and bank 5 as the subsidiary bank, and transfer bank 5 data to bank 1.

| MOV<br>MOV<br>MOV<br>MOV | MM, #47H<br>PM6, #1H<br>P6, #5H<br>B, #0FFH | ; Set memory expansion mode<br>; Main bank register (PM6) setting<br>; Subsidiary bank register (P6) setting<br>; Loop counter setting |
|--------------------------|---|--|
| LOOP:                    | ÷   |  |
| MOV                      | A, &[HL+]                                   | ; Read from bank 5 (P6 register contents added as maximum address information)   |
| MOV                      | [DE+], A                                    | ; Store data in bank 1 (PM6 register contents added as maximum address information)  |
|                          | ÷   |  |
| DBNZ                     | B, \$LOOP                                   | ; Repeat processing  |





Remark Both banks of MOV [DE+], A and MOV A, &[HL+] are stored in 0.

# **CHAPTER 4 REGISTERS**

#### 4.1 CONTROL REGISTERS

Control registers comprise the program counter (PC), program status word (PSW), and stack pointer (SP).

#### 4.1.1 Program Counter (PC)

The program counter is a 16-bit binary counter which holds program memory address information (see **Figure 4-1**).

The program counter is normally incremented automatically by the number of instruction bytes fetched. When an instruction associated with a branch is executed, immediate data or register contents are set in the PC.

When a RESET signal is input, the contents of address 00000H of internal ROM (or external memory in the  $\mu$ PD78213, 78217A, 78220, 78233, 78237 and 78243) are set in the low-order 8 bits of the PC, and the contents of address 00001H in the high-order 8 bits.

#### Figure 4-1. Program Counter Configuration

15 14 13 12 11 10 7 6 5 3 2 0 8 4 1 PC15 PC14 PC13 PC12 PC11 PC10 PC9 PC8 PC7 PC6 PC4 PC3 PC PC5 PC2 PC1 PC0

#### 4.1.2 Program Status Word (PSW)

The program status word (PSW) is an 8-bit register consisting of various flags which are set or reset depending on the result of executing an instruction (see **Figure 4-2**).

In addition to being written to or read as an 8-bit unit, flags can be manipulated individually by means of bit manipulation instructions. The PSW is saved to the stack when a vectored interrupt request is acknowledged or when a BRK or PUSH PSW instruction is executed, and restored when a RETI, RETB or POP PSW instruction is executed.

The PSW is set to 02H by RESET input (interrupt acknowledgment disabled state).

 7
 6
 5
 4
 3
 2
 1
 0

 PSW
 IE
 Z
 RBS1
 AC
 RBS0
 0
 ISP
 CY

#### (1) Carry flag (CY)

The carry flag stores overflow or underflow during execution of an addition or subtraction instruction. This flag also stores the shifted-out value when a shift/rotate instruction is executed, and functions as a one-bit accumulator when a bit manipulation instruction is executed.

#### (2) Interrupt priority status flag (ISP)

This flag controls the priority of currently acknowledgeable maskable vectored interrupts. When this flag is "0" low-order vectored interrupts specified by the priority specification flag register (PR0) are acknowledgment-disabled, and when "1" acknowledgment is enabled regardless of priority. Actual acknowledgment is controlled by the status of the IE flag.

ISP contents are updated each time a maskable vectored interrupt is acknowledged.

#### (3) Register bank selection flag (RBS0, RBS1)

This is a 2-bit flag which selects one of four register banks (see **Table 4-1**). 2-bit information indicating the selected register bank is stored by execution of the SEL RBn instruction.

| RBS1 | RBS0 | Specified Register Bank |
|------|------|-------------------------|
| 0    | 0    | Register bank 0         |
| 0    | 1    | Register bank 1         |
| 1    | 0    | Register bank 2         |
| 1    | 1    | Register bank 3         |

Table 4-1. Register Bank Selection

#### (4) Auxiliary carry flag (AC)

This flag is set (1) in the event of a carry out of bit 3 or a borrow into bit 3 as the result of an operation, and reset (0) otherwise.

The AC flag is used when a BCD adjustment instruction is executed.

## (5) Zero flag (Z)

This flag is set (1) when the result of an operation is zero, and reset (0) otherwise.

## (6) Interrupt request enable flag (IE)

This flag controls CPU interrupt request acknowledgment operations.

When "0", the interrupt-disabled state is set and only acknowledgment of nonmaskable interrupts and macro service with masking released is possible; other interrupts are disabled.

When "1", the interrupt-enabled state is set, and enabling of interrupt request acknowledgment is controlled by the ISP flag, the interrupt mask flag corresponding to the particular interrupt request, and the priority specification flag.

The IE flag is set (1) by execution of the EI instruction, and reset (0) by execution of the DI instruction or interrupt acknowledgment.

#### 4.1.3 Stack Pointer (SP)

This is a 16-bit register which holds the start address of the stack area (LIFO method: 00000H to 0FFFH) (see **Figure 4-3**). The SP is used for addressing the stack area during subroutine or interrupt servicing.

SP contents are decremented before being written to the stack area, and incremented after being read from the stack area (see **Figures 4-4** and **4-5**).

The SP is accessed by dedicated instructions.

Since SP contents are undefined after RESET input, the SP should always be initialized by an initialization program immediately after reset release (before issuing a subroutine call or acknowledging an interrupt).

**Example** SP initialization MOVW SP, #0FEE0H; SP <- 0FEE0H (when used from FEDFH)

Figure 4-3. Stack Pointer Configuration





#### Figure 4-4. Data Saved to Stack Area

Figure 4-5. Data Restored from Stack Area





2. RESET input makes the SP undefined. A non-maskable interrupt is also acknowledgeable immediately after reset release. Therefore, if a non-maskable interrupt request is generated with the unstable SP immediately after reset release, it may perform unexpected operation. In order to minimize this risk, be sure to perform the SP initialization immediately after reset release.

#### 4.2 GENERAL REGISTERS

#### 4.2.1 Configuration

General registers are configured as four banks each containing eight 8-bit registers (X, A, C, B, E, D, L, H) mapped onto a specific address area (0FEE0H to 0FEFFH) (see **Figure 4-6**).

| (8-bit processing) |       |       |  | (16-bit processing) |
|--------------------|-------|-------|--|---------------------|
| 0FEE0H             | А еін | Х ЕОН | ↑ (                                    | АХ ЕОН              |
|                    | В езн | С егн | De sister hank 2                       | ВС егн              |
|                    | D ебн | Е е4н | Register bank 3<br>(RBS1, 0 = 11)      | DE е4н              |
|                    | Н етн | L E6H | $\downarrow$                           | <b>НL</b> ебн       |
|                    | А еэн | Х евн | ↑ (                                    | АХ евн              |
|                    | В евн | СЕАН  | Register bank 2                        | ВС ЕАН              |
|                    | D EDH | Еесн  | (RBS1, 0 = 10)                         | DE есн              |
|                    | H EFH | L EEH | $\downarrow$                           | HL EEH              |
|                    | А ғ1н | Х гон | ↑ (                                    | АХ гон              |
|                    | В ғзн | C F2H | Register bank 1<br>(RBS1, 0 = 01)<br>↓ | ВС г2н              |
|                    | D F5H | E F4H |  | DE F4H              |
|                    | Н глн | L F6H |  | <b>НL</b> ғ6н       |
|                    | А гэн | Х гвн | ↑ (                                    | АХ ган              |
|                    | В гвн | С ГАН | Register bank 0                        | ВС ГАН              |
|                    | D FDH | Е гсн | (RBS1, 0 = 00)                         | DE гсн              |
| 0FEFFH             | Н ген | L FEH | $\downarrow$                           | HL ген              |

Figure 4-6. General Register Configuration

The register bank used when an instruction is executed is specified by a CPU control instruction (SEL RBn). When RESET is input, register bank 0 is specified.

The register bank in use during instruction execution can be checked by reading the register bank selection flag (RBS0, 1) in the PSW.

The area 0FEE0H to 0FEFFH can be addressed or accessed as a normal data memory irrespective of whether or not it is used as a general register.
**Remark** If it is necessary to return to the original register bank when the register bank is changed, the SEL RBn instruction should be executed after saving the PSW to the stack using the PUSH PSW instruction. If the stack location has not changed, the POP PSW instruction can be used to return to the original register bank.

When the register bank is changed by an interrupt service program, the PSW is saved to the stack automatically when the interrupt is acknowledged, and is restored by the RETI or RETB instruction. Therefore, when only one register bank is used by the interrupt service routine, only the SEL RBn instruction need be executed, and execution of the PUSH PSW and POP PSW instructions is not necessary.





2. When register bank is changed by an interrupt servicing program

Specifying register bank 1

| SEL RB1 |  |
|---------|--|
| RETI    | Operated by register bank 1<br>Restored automatically to original register bank when<br>restoring to interrupt service program |

#### 4.2.2 Functions

In addition to being manipulated as 8-bit units, general registers can also be manipulated as 16-bit units by pairing two 8-bit registers (AX, BC, DE, HL).

These registers can be used for general purposes such as temporary storage of operation results or as operands in inter-register operation instructions.

The area from 0FEE0H to 0FEFFH can be addressed and accessed as ordinary data memory regardless of whether or not it is used as a general register area.

As 78K/II series is provided with 4 register banks, efficient programs can be written by using different register banks for normal processing and interrupt servicing.

The individual registers have the specific functions described below.

## A (R1):

Mainly used for 8-bit data transfers and operation processing. Can also be used for bit data storage. In addition, this register can also be used to hold the offset value when indexed addressing is used.

#### AX (RP0):

Mainly used for 16-bit data transfers and operation processing.

#### X (R0):

Can store bit data.

#### B (R3):

Has a loop counter function and can be used by the DBNZ instruction. In addition, this register can also be used to hold the offset value when indexed addressing is used.

#### C (R2):

Has a loop counter function and can be used by the DBNZ instruction.

## DE (RP2), HL (RP3):

These register pairs have a pointer function, and operate as the register which specifies the base address when register indirect addressing or based addressing is used.

In addition, these register pairs also operate as the register which holds the offset value in indexed addressing.

The registers can be described by their absolute names (R0 to R7, RP0 to RP3) as well as by their functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL) which indicate their specified functions. The correspondence between these names is shown in **Table 4-2**.

## Table 4-2. Correspondence Between Function Names and Absolute Names

| Functional name | Absolute name |
|-----------------|---------------|
| Х               | R0            |
| А               | R1            |
| С               | R2            |
| В               | R3            |
| E               | R4            |
| D               | R5            |
| L               | R6            |
| Н               | R7            |

## (1) 8-bit operations

#### (2) 16-bit opeations

| Functional name | Absolute name |
|-----------------|---------------|
| AX              | RP0           |
| BC<br>DF        | RP1<br>RP2    |
| HL              | RP3           |

## 4.3 SPECIAL FUNCTION REGISTERS (SFR)

These are registers to which special functions are allocated, such as on-chip peripheral hardware mode registers, control registers, etc., and are mapped onto the 256-byte space from 0FF00H to 0FFFFH. Please refer to individual product documentation for details of the special function registers.

# Caution Addresses in this area which are not allocated to SFRs should not be accessed. An illegal access may result in CPU deadlock. A deadlock state can be released by reset input only.

[MEMO]

# **CHAPTER 5 INTERRUPT FUNCTIONS**

The 78K/II series is provided with two modes for servicing interrupt requests. These two servicing modes can be set as required by the program.

In addition, multiprocessing control using two priority levels can easily be performed for maskable vectored interrupts.

| Interrupt request servicing mode | Servicing by           | PC/PSW contents                     | Servicing mode  |
|----------------------------------|------------------------|-------------------------------------|---|
| Vectored interrupts              | Software               | According to save/restore operation | Executed after branching to desired service program                   |
| Macro service                    | Hardware<br>(Firmware) | Retained                            | Execution of preset processing such as memory-I/O data transfer, etc. |

# Table 5-1. Interrupt Request Servicing Modes

**Remark** There are some interrupt request sources for which macro service cannot be used. Please refer to individual product documentation for details.

## 5.1 INTERRUPT REQUESTS

There are three kinds of interrupt request:

- Software interrupt requests
- Nonmaskable interrupt requests
- Maskable interrupt requests

#### 5.1.1 Software Interrupt Requests

An interrupt request by software is generated by execution of a BRK instruction (vectored interrupt). An interrupt request generated by the BRK instruction can be acknowledged even in the interrupt disabled (DI) state. These interrupts are not subject to interrupt priority control. Therefore, when the BRK instruction

is executed, the vector table contents are placed in the PC and a branch is performed unconditionally.

Nesting in its own routine is also possible by executing the BRK instruction in a BRK instruction service routine.

An RETB instruction is executed to return from the BRK instruction service routine.

#### 5.1.2 Nonmaskable Interrupt Requests

A nonmaskable interrupt request is generated when a valid edge as specified by bit 0 (ESNMI) of external interrupt mode register 0 (INTM0) is input to the NMI pin.

A nonmaskable interrupt request is unconditionally acknowledged even in the interrupt disable (DI) state. This kind of interrupt request is not subject to interrupt priority control, and takes priority over all other interrupts.

#### 5.1.3 Maskable Interrupt Requests

Maskable interrupt requests are controlled by the setting of the interrupt mask register (MK0). In addition, acknowledgment can be specified as enabled/disabled for maskable interrupts as a whole by means of the IE flag in the PSW.

The order of priority when multiple maskable interrupt requests with the same priority are generated simultaneously is fixed (default priority). It is also possible to perform multiprocessing control by dividing interrupt priorities into a high-priority group and a low-priority group by means of the priority specification flag register (PR0). However, macro servicing acknowledgment is performed without regard to priority control to the IE flag.

## 5.2 MACRO SERVICE FUNCTION

In macro service, when an interrupt is acknowledged, CPU execution is temporarily suspended and the service set by firmware is executed. As macro service is performed without CPU intervention, it is not necessary to save/restore CPU status information such as that held in the PC and PSW. This method is thus effective in improving the CPU service time.

There are three types of macro service: A, B and C.

#### (1) Type A

One byte of data is transferred between a special function register (SFR) and memory each time an interrupt request is generated, and when the specified number of data transfers have been performed, a vectored interrupt request is generated.

The SFR involved in the transfer is fixed for each interrupt request, and memory is limited to addresses 0FE00H through 0FEFFH in internal RAM.

The specification method is simple, making this type suitable for small-volume high-speed data transfers.

#### (2) Type B

As with type A, one byte of data is transferred between a special function register (SFR) and memory each time an interrupt request is generated, and when the specified number of data transfers have been performed, a vectored interrupt request is generated.

The SFR and memory involved in the transfer are specified by the macro service channel (memory is limited to the 64K-byte space from 00000H to 0FEFFH).

This is a general-purpose version of type A, suitable for use with a large volume of transfer data.

#### (3) Type C

Each time an interrupt request is generated, data is transferred one byte at a time from memory to the real-time output port and the 8-bit timer/counter 1 compare register. When the specified number of data transfers have been performed, a vectored interrupt is generated.

In addition to performing data transfers to two locations in response to a single interrupt request, the type C macro service can be used with the addition of output data ring control (a function for repeated transfers of a series of data) and a function for automatic addition of the compare register and data, etc.

The type C macro service can only be used with INTC10 and INTC11 interrupts, and only certain SFRs can be used in the transfers. The 64K-byte memory space from 00000H to 0FEFFH can be used.

Type C is suitable for stepping motor control, etc., by means of real-time output port macro service.

[MEMO]

# **CHAPTER 6 ADDRESSING**

#### 6.1 INSTRUCTION ADDRESS ADDRESSING

The instruction address is determined by the contents of the program counter (PC), and is normally incremented automatically (+1 for each byte) in accordance with the number of instruction bytes fetched each time an instruction is executed. However, when an instruction involving a branch is executed, the branch destination address is set in the PC in accordance with the addressing methods shown below, and then the program branches to that address.

#### 6.1.1 Relative Addressing

## [Function]

The value obtained by adding the 8-bit immediate data (displacement value: jdisp8) of the operation code to the start address of the next instruction is transferred to the program counter (PC), then a branch is performed. The displacement value is treated as signed two's complement data (-128 to +127), with bit 7 as the sign bit.

This is performed when the BR \$addr16 instruction or a conditional branch instruction is executed.

#### [Illustration]



## 6.1.2 Immediate Addressing

## [Function]

The immediate data in the instruction word is transferred to the program counter (PC) and a branch is performed.

This is performed when the CALL !addr16, BR !addr16, or CALLF !addr11 instruction is executed. In the case of the CALLF !addr11 instruction, the high-order 5-bit address is fixed at 00001.

## [Illustration]



87

11 10

15

PC 0 0 0 0 1

0

# 6.1.3 Table Indirect Addressing

# [Function]

The contents (branch destination address) of the table in the specific location addressed by the immediate data in the low-order 5 bits of the operation code are transferred to the program counter (PC) and a branch is performed.

This is performed when the CALLT [addr5] instruction is executed.

# [Illustration]





## 6.1.4 Register Addressing

## [Function]

The contents of the register pair (RP0 to RP3) specified by the instruction word are transferred to the program counter (PC) and a branch is performed.

This is performed when a BR rp or CALL rp instruction is executed.

## [Illustration]



#### 6.2 OPERAND ADDRESS ADDRESSING

There are a number of methods (addressing methods) as described below for specifying the registers, memory, etc. to be manipulated when an instruction is executed.

#### 6.2.1 Implied Addressing

#### [Function]

This addressing automatically addresses a register functioning as an accumulator (A, AX) in the general register area.

78K/II series instructions which use implied addressing in the instruction word are shown below.

| Instruction | Register specified by implied addressing   |
|-------------|--|
| MULU        | A register as multiplicand, AX register as register storing product                              |
| DIVUW       | AX register as register storing dividend and quotient  |
| ADJBA/ADJBS | A register as register storing number subject to decimal adjustment                              |
| ROR4/ROL4   | A register as register storing digit data subject to digit rotation (only low-order 4 bits used) |

#### [Operand format]

As use is determined automatically according to the instruction, there is no specific operand format.

#### [Coding example]

**MULU r** ; In an 8-bit x 8-bit multiplication instruction, the product of the A register and r register is stored in AX. The A and AX registers are specified by implied addressing.

# 6.2.2 Register Addressing

# [Function]

This addressing method accesses as an operand the general register specified by the register specification code (Rn, Pn) in the instruction word in the register bank specified by the register bank selection flag (RBS1, RBS0).

Register addressing is performed when an instruction with the operand format shown below is executed; when an 8-bit register is specified, one of eight registers is specified by 3 bits in the operation code, or one of two registers by 1 bit.

When a 16-bit register pair is specified, one of four register pairs is specified by 2 bits in the operation code.

# [Operand format]

| Identifier | Description            |
|------------|------------------------|
| r          | X, A, C, B, E, D, L, H |
| rl         | С, В                   |
| rp         | AX, BC, DE, HL         |

In addition to the functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL), absolute names (R0 to R7, RP0 to RP3) can be specified for r, r1 and rp.

## [Coding example 1]

• General example

## MOV A, r

Operation code

1 1 0 1 0 R<sub>2</sub> R<sub>1</sub> R<sub>0</sub>

• Specific example

MOV A, C; When C register is selected as r

Operation code

1 1 0 1 0 0 1 0

# [Coding example 2]

• General example

# INCW rp

Operation code



• Specific example

INCW DE; When DE register pair is selected as rp

Operation code

| 0 1 0 0 | 0 1 1 0 |
|---------|---------|
|---------|---------|

## 6.2.3 Immediate Addressing

## [Function]

In this addressing method, 8-bit data and 16-bit data to be manipulated are included in the operation code.

## [Operand format]

Immediate addressing is used when executing instructions with the operands shown below.

| Identifier Description |                                |  |  |
|------------------------|--------------------------------|--|--|
| byte                   | Label or 8-bit immediate data  |  |  |
| word                   | Label or 16-bit immediate data |  |  |

## [Coding example]

• General example

ADD A, #byte

Operation code

1010 1001

Data

Specific example

ADD A, #77H ; When 77H is used for byte

Operation code

|   | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |
|---|---|---|---|---|---|---|---|---|--|
| _ |   |   |   |   |   |   |   |   |  |
|   | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  |

## 6.2.4 Short Direct Addressing

#### [Function]

This addressing method uses 8-bit immediate data in the instruction word to directly address the memory to be manipulated in a fixed space. This kind of addressing can be used with most instructions, and allows various kinds of data to be manipulated using a small number of bytes and clock cycles.

This addressing method is used on the 256-byte space from 0FE20H to 0FF1FH. Internal RAM is mapped onto addresses 0FE20H to 0FEFFH, and special function registers (SFR) onto addresses FF00H to FF1FH.

The SFR area (0FF00H to 0FF1FH) on which short direct addressing is used has mapped onto it the ports, timer/counter unit compare registers and capture registers frequently used by the program. These SFRs can be manipulated using a small number of bytes and clock cycles.

Bit 8 of the effective address is 0 when the 8-bit immediate data is 20H to FFH, and 1 when 00H to 1FH.

#### [Operand format]

This type of addressing is used when executing instructions which include saddr or saddrp in their operands. In an instruction using saddrp, two bytes of data can be accessed: The memory addressed by the effective address as the lower byte, and the memory in the next address as the higher byte.

| Identifier | Description                                     |  |
|------------|---|--|
| saddr      | Label or immediate data between FE20H and FF1FH |  |
| saddrp     | Label or immediate data between FE20H and FF1EH |  |

## [Coding example]

• General example





# • Specific example



Ш

Effective address

## 6.2.5 Special Function Register (SFR) Addressing

## [Function]

This addressing method uses 8-bit immediate data in the instruction word to address a memory-mapped special function register (SFR).

The SFR-mapped space on which this type of addressing is used is the 256-byte space from 0FF00H to 0FFFFH. However, SFRs mapped onto addresses 0FF00H to 0FF1FH can be also accessed by short direct addressing.

**Remark** With NEC's assembler package (RA78K/II), instructions on SFRs mapped onto addresses 0FF00H to 0FF1FH use short direct addressing automatically (forcibly).

## [Operand format]

SFR addressing is used when executing instructions with the operand formats shown below.

| Identifier | Description                                       |  |
|------------|---|--|
| sfr        | Special function register name                    |  |
| sfrp       | 16-bit manipulable special function register name |  |

## [Coding example]

• General example

#### MOV sfr, A

Operation code



• Specific example

MOV PM0, A ; When PM0 is specified as sfr

Operation code



# [Illustration]



## 6.2.6 Stack Addressing

## [Function]

In this addressing method, the 64K-byte stack area is indirectly addressed by the contents of the stack pointer (SP).

This type of addressing is used automatically when a PUSH or POP instruction is executed, when registers are saved/restored due to generation of an interrupt request, and when a subroutine call or return instruction is executed.

## [Coding example]

**PUSH DE** ; Executing this instruction when the contents of the DE register are saved to the stack area using a PUSH instruction automatically decrements (-2) the SP before storing the DE register contents in the stack area.

## [Illustration]



Caution Stack addressing can be used for the entire 64K-byte space, but the SFR area and internal ROM area cannot be reserved as a stack area.

## 6.3 1M-BYTE EXPANSION SPACE ADDRESSING

In 78K/II series products, the following addressing modes can be used to access the 1M-byte expansion data memory area:

- Direct addressing
- Register indirect addressing
- Based addressing
- Indexed addressing

Data manipulation on the 1M-byte expansion data memory area is executed after first loading the bank register (PM6 or P6) with 4-bit bank data which specifies the memory bank on which the operation is to be performed.

Bank data set in bank register PM6 is output as the extension address (A16 to A19) only during execution of a memory manipulation instruction using one of the four addressing modes above.

Bank data set in bank register P6 is output as the extension address (A16 to A19) only during execution of a memory manipulation instruction with the symbol "&" affixed.

Once bank data is set, it is retained until next overwritten by the program.

# Cautions 1. When the 1M-byte expansion space is not used, the low-order 4 bits of the PM6 register must be set to "0".

2. In the  $\mu$ PD78224 sub-series, the low-order 4 bits of the PM6 register must be set to "0".

## 6.3.1 Direct Addressing

## [Function]

This addressing method addresses memory directly by means of the 16-bit address data in the instruction word. This addressing method can be used on the entire memory space including the 1M-byte expansion data memory area.

## [Operand format]

Direct addressing is used when executing instructions with the operand formats shown below.

| Identifier | Description                    |
|------------|--------------------------------|
| !addr16    | Label or 16-bit immediate data |
| &!addr16   | Label or 16-bit immediate data |

# [Coding example]

• General example 1

## MOV A, !addr16





• General example 2

#### MOV A, &!addr16



• Specific example

MOV A, **!OFE00H** ; When 0FE00H is used as addr16

Operation code

| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |   |
|---|---|---|---|---|---|---|---|---|
|   |   |   |   |   |   |   |   | _ |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |   |
|   |   |   |   |   |   |   |   | _ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |   |
|   |   |   |   |   |   |   |   | _ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |   |

# [Illustrations]

## (1) 1M-byte addressing without "&" symbol



**Remark** In the μPD78224 sub-series, the low-order 4 bits of the PM6 register are fixed at 0. Therefore, only bank 0 can be accessed when the "&" symbol is not used.

# (2) 1M-byte addressing with "&" symbol



# 6.3.2 Register Indirect Addressing

## [Function]

This addressing method addresses the memory subject to manipulation whose output address is the register pair specified by the register pair specification code in the instruction word, in the register bank specified by the register bank selection flag (RBS1, RBS0). This addressing method can be used on the entire memory space, including the 1M-byte expansion data memory area.

In addition, register indirect addressing with auto-increment and register indirect addressing with autodecrement are provided: The former increments and the latter decrements the addressed register pair (DE, HL) by 1 after execution of the instruction.

These addressing methods are ideal for processing of multiple consecutive data items, as in block data transfers, etc.

The entire memory space including the 1M-byte expansion data memory area can be addressed.

## [Operand format]

Register indirect addressing is used when executing instructions with the operand formats shown below.

| Identifier         Description           mem         [DE], [HL], [DE+], [HL+], [DE-], [HL-]           &mem         &[DE], &[HL], &[DE+], &[HL+], &[DE-], &[HL-]           mem1         [DE], [HL]           &mem1         &[DE], &[HL] |            |  |
|--|------------|--|
| &mem &[DE], &[HL], &[DE+], &[HL+], &[DE-], &[HL-]<br>mem1 [DE], [HL]   | Identifier | Description                                  |
| mem1 [DE], [HL]  | mem        | [DE], [HL], [DE+], [HL+], [DE–], [HL–]       |
|  | &mem       | &[DE], &[HL], &[DE+], &[HL+], &[DE–], &[HL–] |
| &mem1 &[DE], &[HL]   | mem1       | [DE], [HL]                                   |
|  | &mem1      | &[DE], &[HL]                                 |

Remark "+" after the register name indicates auto-increment, and "-" indicates auto-decrement.

## [Coding example]

• General example 1

**MOV A, mem** ; When [DE], [HL], [DE+], [HL+], [DE–], or [HL–] is specified for mem in register indirect mode.

Operation code



• Specific example 1

ADD A, mem ; When register indirect mode is specified



• General example 2

## XOR A, &mem

Operation code

| 0 0 0 0 | 0 0 0 1 |
|---------|---------|
|         |         |
| 0 0 0 1 | 0 1 1 0 |
| 0 mem   | 1 1 0 1 |

• Specific example 2

MOV A, [DE] ; When [DE] is specified for mem

Operation code



• Specific example 3

ADD A, &[HL+]; When &[HL+] is specified for mem

| 0 | 0 | 0 | 0 | 0 0 0 1 |
|---|---|---|---|---------|
|   |   |   |   |         |
| 0 | 0 | 0 | 1 | 0 1 1 0 |
|   |   |   |   |         |
| 0 | 0 | 0 | 1 | 1000    |

# [Illustrations]

# (1) 1M-byte addressing without "&" symbol



**Remark** In the μPD78224 sub-series, the low-order 4 bits of the PM6 register are fixed at 0. Therefore, only bank 0 can be accessed when the "&" symbol is not used.

## (2) 1M-byte addressing with "&" symbol



## 6.3.3 Based Addressing

#### [Function]

This addressing method addresses memory by using as the base register the register pair specified by the register pair specification code in the instruction word, in the register bank specified by the register bank selection flag (RBS1, RBS0), and adding 8-bit immediate data to these contents as offset data. The addition is performed with the offset data extended to 16 bits as a positive number. A carry out of the 16 the bit is ignored.

The entire memory space including the 1M-byte expansion data memory area can be addressed.

This kind of addressing is used for specifying data in an array of records which are composed of multiple bytes of data.



## [Operand format]

Based addressing is used when executing an instruction with the operand formats shown below.

| Identifier | Description                        |
|------------|------------------------------------|
| mem        | [DE+byte], [HL+byte], [SP+byte]    |
| &mem       | &[DE+byte], &[HL+byte], &[SP+byte] |

# [Coding examples]

• General example 1

# AND A, mem

Operation code

| 0      | 1 | 1   | 0     |                           |  |  |
|--------|---|-----|-------|---------------------------|--|--|
|        |   |     |       |                           |  |  |
| 1      | 1 | 0   | 0     |                           |  |  |
|        |   |     |       | _                         |  |  |
| Offset |   |     |       |                           |  |  |
|        | 1 | 1 1 | 1 1 0 | 0 1 1 0<br>1 1 0 0<br>set |  |  |

• General example 2

# CMP A, &mem

Operation code

| 0 0 0 0 | 0  | 0 | 0 | 1 |
|---------|----|---|---|---|
|         |    |   |   |   |
| 0 0 0 0 | 0  | 1 | 1 | 0 |
| 0 mem   | 1  | 1 | 1 | 1 |
|         |    |   |   |   |
| Offs    | et |   |   |   |

- Specific example
  - AND A, [DE+10H] ; When based addressing using the sum of register pair DE and 10H as mem is selected.

Operation code

| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |
|---|---|---|---|---|---|---|---|--|
|   |   |   |   |   |   |   |   |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |
|   |   |   |   |   |   |   |   |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |

# [Illustrations]

## (1) 1M-byte addressing without "&" symbol.



 $\label{eq:Remark} \begin{array}{l} \mbox{In the $\mu$PD78224 sub-series, the low-order 4 bits of the PM6 register are fixed at 0. Therefore, $$ only bank 0 can be accessed when the "&" symbol is not used. \\ \end{array}$ 

# (2) 1M-byte addressing with "&" symbol



## 6.3.4 Indexed Addressing

## [Function]

This addressing method addresses memory by using the 16-bit address data specified by the operand in the instruction word as the index, and adding to this value the contents of the register specified in the instruction word in the register bank specified by the register bank selection flag (RBS1, RBS0). The addition is performed as addition of two 16-bit positive numbers (if the register is 8 bits in length, the contents of that register are extended to 16 bits as a positive number before the addition). A carry out of the 16th bit is ignored.

The entire memory space including the 1M-byte expansion data memory area can be addressed. The kind of addressing is used for reading table data etc.



Manipulate 4th data in the table using TABLE [A].

## [Operand format]

Indexed addressing is used when executing an instruction with the operand formats shown below.

| Identifier | Description                                  |
|------------|--|
| mem        | word [A], word [B], word [DE], word [HL]     |
| &mem       | &word [A], &word [B], &word [DE], &word [HL] |

# [Coding example]

• General example 1

## ADDC A, mem



• General example 2

## SUBC A, &mem



• Specific example

ADDC A, 4010H [DE] ; When indexed addressing using the sum of register pair DE and 04010H as mem is selected

Operation code

|   | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |   |
|---|---|---|---|---|---|---|---|---|---|
| _ |   |   |   |   |   |   |   |   | - |
|   | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |   |
| _ |   |   |   |   |   |   |   |   | _ |
|   | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |   |
| _ |   |   |   |   |   |   |   |   | _ |
|   | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |   |

# [Illustrations]

## (1) 1M-byte addressing without "&" symbol



**Remark** In the μPD78224 sub-series, the low-order 4 bits of the PM6 register are fixed at 0. Therefore, only bank 0 can be accessed when the "&" symbol is not used.

## (2) 1M-byte addressing with "&" symbol



Note 8-bit register or 16-bit register (8-bit register pair)

[MEMO]

# **CHAPTER 7 INSTRUCTION SET**

This chapter lists the 78K/II series instruction set.

The same instructions are used on all 78K/II series products.

## 7.1 OPERATIONS

#### 7.1.1 Operand Representation Format and Description Method

Code operands in the operand field for each instruction, using the specified operand representation format (for details, refer to the relevant assembler specifications). When several coding forms are presented, any one can be used. Since uppercase letters and symbols +, -, #, !, \$, /, [], and & are keywords, write any symbols as is.

Do not omit symbols +, –, #, !, , /, [], and & when writing immediate data with labels. r and rp can be written with any functional and absolute names.

- + : Auto increment
- Auto decrement
- # : Immediate data
- ! : Absolute addressing
- \$ : Relative addressing
- / : Bit inversion
- [] : Indirect addressing
- & : Sub-bank specification
- r,r' : Registers;
  - Functional name: X, A, C, B, E, D, L, H Absolute name : R0-R7
- r1 : Register group 1;

В, С

- rp, rp': Register pairs;
  - Functional name: AX, BC, DE, HL
  - Absolute name : RP0-RP3

```
sfr : Special function registers;
```

- A special function register name is specified.
- Refer to User's Manual, Hardware of relevant product for details.
- sfrp : Special function register pairs;
  - A special function register pair name is specified.
  - Refer to User's Manual, Hardware of relevant product for details.
- mem : Memory address indicated in indirect addressing mode;
  - Register indirect mode: [DE], [HL], [DE+], [HL+], [DE–], [HL–] Base mode : [DE+byte], [HL+byte], [SP+byte]
  - Indexed mode : word[A], word[B], word[DE], word[HL]
- mem1: Memory address indicated in indirect addressing group 1 mode; [DE], [HL]

7

| saddr, sado | dr' : Memory address indicated in short direct addressing mode;<br>FE20H-FF1FH immediate data or label  |
|-------------|---|
| saddrp      | : Memory address indicated in short direct addressing pair mode;<br>FE20H-FF1EH immediate data or label |
| addr16      | : 16-bit address;   |
|             | 0000H-FEFFH immediate data or label   |
| addr11      | : 11-bit address;   |
|             | 800H-FFFH immediate data or label   |
| addr5       | : 5-bit address;  |
|             | 40H-7EH immediate data or label (even number only)  |
| word        | : 16-bit data;  |
|             | 16-bit immediate data or label  |
| byte        | : 8-bit data;   |
|             | 8-bit immediate data or label   |
| bit         | : 3-bit data;   |
|             | 3-bit immediate data or label   |
| n           | : Number of shift bits;   |
|             | 3-bit immediate data (0-7)  |
| RBn         | : Register bank;  |
|             | RB0-RB3   |
| 7.1.2 Opera | tion Field  |
| A A         | : Register A; 8-bit accumulator   |
| X           | : Register X  |
| В           | : Register B  |
| C           | : Register C  |
| D           | : Register D  |
| Е           | : Register E  |
| Н           | : Register H  |
| L           | : Register L  |
| R0-R7       | : Register 0 to register 7 (absolute name)  |
| AX          | : Register pair (AX); 16-bit accumulator  |
| BC          | : Register pair (BC)  |
| DE          | : Register pair (DE)  |
| HL          | : Register pair (HL)  |
| RP0-RP3     | : Register pair 0 to register pair 3 (absolute name)  |
| PC          | : Program counter   |
| SP          | : Stack pointer   |
|             |   |

: Program status word

: Auxiliary carry flag

: Interrupt request enable flag

RBS1-RBS0: Register bank selection flag

: Carry flag

: Zero flag

PSW

CY

AC

Ζ

IΕ

- STBC : Standby control register
- jdisp8 : Signed 8-bit data (displacement: -128 to +127)
- () : Contents at address enclosed in parentheses or at address indicated in register enclosed in parentheses
- xxH : Hexadecimal number
- xH, xL : Eight high-order bits and eight low-order bits of 16-bit register pair

# 7.1.3 Flag Field

Blank : No change

- 0 : Cleared to zero.
- 1 : Set to 1.
- x : Set or cleared according to the result.
- R : Saved values are restored.

# 7.1.4 List of Basic Instruction Operations

# (1) 8-bit data transfer instructions: MOV, XCH

| Mnemonic | Operand       | No. of | Operation            |   | Flags |    |
|----------|---------------|--------|----------------------|---|-------|----|
|          |               | bytes  |                      | Z | AC    | CY |
| MOV      | r, #byte      | 2      | r <- byte            |   |       |    |
|          | saddr, #byte  | 3      | (saddr) <- byte      |   |       |    |
|          | sfr, #byte    | 3      | sfr <- byte          |   |       |    |
|          | r, r'         | 2      | r <- r'              |   |       |    |
|          | A, r          | 1      | A <- r               |   |       |    |
|          | A, saddr      | 2      | A <- (saddr)         |   |       |    |
|          | saddr, A      | 2      | (saddr) <- A         |   |       |    |
|          | saddr, saddr' | 3      | (saddr) <- (saddr')  |   |       |    |
|          | A, sfr        | 2      | A <- sfr             |   |       |    |
|          | sfr, A        | 2      | sfr <- A             |   |       |    |
|          | A, mem        | 1-4    | A <- (mem)           |   |       |    |
|          | A, &mem       | 2-5    | A <- (&mem)          |   |       |    |
|          | mem, A        | 1-4    | (mem) <- A           |   |       |    |
|          | &mem, A       | 2-5    | (&mem) <- A          |   |       |    |
|          | A, !addr16    | 4      | A <- (!addr16)       |   |       |    |
|          | A, &!addr16   | 5      | A <- (&!addr16)      |   |       |    |
|          | !addr16, A    | 4      | (!addr16) <- A       |   |       |    |
|          | &!addr16, A   | 5      | (&!addr16) <- A      |   |       |    |
|          | PSW, #byte    | 3      | PSW <- byte          | x | х     | х  |
|          | PSW, A        | 2      | PSW <- A             | x | х     | х  |
|          | A, PSW        | 2      | A <- PSW             |   |       |    |
| ХСН      | A, r          | 1      | A <-> r              |   |       |    |
|          | r, r'         | 2      | r <-> r'             |   |       |    |
|          | A, mem        | 2-4    | A <-> (mem)          |   |       |    |
|          | A, &mem       | 3-5    | A <-> (&mem)         |   |       |    |
|          | A, saddr      | 2      | A <-> (saddr)        |   |       |    |
|          | A, sfr        | 3      | A <-> sfr            |   |       |    |
|          | saddr, saddr' | 3      | (saddr) <-> (saddr') |   |       |    |
| Mnemonic | Operand       | No. of | Operation        |   | Flags |    |
|----------|---------------|--------|------------------|---|-------|----|
|          |               | bytes  |                  | Z | AC    | CY |
| MOVW     | rp, #word     | 3      | rp <- word       |   |       |    |
|          | saddrp, #word | 4      | (saddrp) <- word |   |       |    |
|          | sfrp, #word   | 4      | sfrp <- word     |   |       |    |
|          | rp, rp'       | 2      | rp <- rp'        |   |       |    |
|          | AX, saddrp    | 2      | AX <- (saddrp)   |   |       |    |
|          | saddrp, AX    | 2      | (saddrp) <- AX   |   |       |    |
|          | AX, sfrp      | 2      | AX <- sfrp       |   |       |    |
|          | sfrp, AX      | 2      | sfrp <- AX       |   |       |    |
|          | AX, mem1      | 2      | AX <- (mem1)     |   |       |    |
|          | AX, &mem1     | 3      | AX <- (&mem1)    |   |       |    |
|          | mem1, AXNote  | 2      | (mem1) <- AX     |   |       |    |
|          | &mem1, AXNote | 3      | (&mem1) <- AX    |   |       |    |

## (2) 16-bit data transfer instructions: MOVW

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

### (3) 8-bit arithmetic/logical instructions: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP

| Mnemonic | Operand       | No. of | Operation                         |   | Flags |    |
|----------|---------------|--------|-----------------------------------|---|-------|----|
|          |               | bytes  |                                   | Z | AC    | CY |
| ADD      | A, #byte      | 2      | A, CY <- A + byte                 | x | х     | х  |
|          | saddr, #byte  | 3      | (saddr), CY <- (saddr) + byte     | x | х     | х  |
|          | sfr, #byte    | 4      | sfr, CY <- sfr + byte             | x | х     | х  |
|          | r, r'         | 2      | r, CY <- r + r'                   | x | х     | х  |
|          | A, saddr      | 2      | A, CY <- A + (saddr)              | x | х     | х  |
|          | A, sfr        | 3      | A, CY <- A + sfr                  | x | х     | х  |
|          | saddr, saddr' | 3      | (saddr), CY <- (saddr) + (saddr') | x | х     | х  |
|          | A, mem        | 2-4    | A, CY <- A + (mem)                | x | х     | х  |
|          | A, &mem       | 3-5    | A, CY <- A + (&mem)               | x | х     | х  |

| Mnemonic | Operand       | No. of | Operation                              |   | Flags |    |
|----------|---------------|--------|--|---|-------|----|
|          |               | bytes  |  | Z | AC    | CY |
| ADDC     | A, #byte      | 2      | A, CY <- A + byte + CY                 | x | х     | х  |
|          | saddr, #byte  | 3      | (saddr), CY <- (saddr) + byte + CY     | x | х     | х  |
|          | sfr, #byte    | 4      | sfr, CY <- sfr + byte + CY             | x | х     | х  |
|          | r, r'         | 2      | r, CY <- r + r' + CY                   | x | х     | х  |
|          | A, saddr      | 2      | A, CY <- A + (saddr) + CY              | x | х     | х  |
|          | A, sfr        | 3      | A, CY <- A + sfr + CY                  | x | х     | х  |
|          | saddr, saddr' | 3      | (saddr), CY <- (saddr) + (saddr') + CY | х | х     | х  |
|          | A, mem        | 2-4    | A, CY <- A + (mem) + CY                | x | х     | х  |
|          | A, &mem       | 3-5    | A, CY <- A + (&mem) + CY               | x | х     | х  |
| SUB      | A, #byte      | 2      | A, CY <- A - byte                      | x | х     | х  |
|          | saddr, #byte  | 3      | (saddr), CY <- (saddr) - byte          | x | х     | х  |
|          | sfr, #byte    | 4      | sfr, CY <- sfr - byte                  | x | х     | х  |
|          | r, r'         | 2      | r, CY <- r - r'                        | x | х     | х  |
|          | A, saddr      | 2      | A, CY <- A - (saddr)                   | x | х     | х  |
|          | A, sfr        | 3      | A, CY <- A - sfr                       | x | х     | х  |
|          | saddr, saddr' | 3      | (saddr), CY <- (saddr) - (saddr')      | x | х     | х  |
|          | A, mem        | 2-4    | A, CY <- A - (mem)                     | x | х     | х  |
|          | A, &mem       | 3-5    | A, CY <- A - (&mem)                    | x | х     | х  |
| SUBC     | A, #byte      | 2      | A, CY <- A - byte - CY                 | x | х     | х  |
|          | saddr, #byte  | 3      | (saddr), CY <- (saddr) - byte - CY     | x | х     | х  |
|          | sfr, #byte    | 4      | sfr, CY <- sfr - byte - CY             | x | х     | х  |
|          | r, r'         | 2      | r, CY <- r - r' - CY                   | x | х     | х  |
|          | A, saddr      | 2      | A, CY <- A - (saddr) - CY              | x | х     | х  |
|          | A, sfr        | 3      | A, CY <- A - sfr - CY                  | x | х     | х  |
|          | saddr, saddr' | 3      | (saddr), CY <- (saddr) - (saddr') - CY | x | х     | х  |
|          | A, mem        | 2-4    | A, CY <- A - (mem) - CY                | x | х     | х  |
|          | A, &mem       | 3-5    | A, CY <- A - (&mem) - CY               | x | х     | х  |

| Mnemonic | Operand       | No. of | Operation                     |   | Flags |    |
|----------|---------------|--------|-------------------------------|---|-------|----|
|          |               | bytes  |                               | Z | AC    | CY |
| AND      | A, #byte      | 2      | A <- A ∧ byte                 | x |       |    |
|          | saddr, #byte  | 3      | (saddr) <- (saddr) ∧ byte     | x |       |    |
|          | sfr, #byte    | 4      | sfr <- sfr ∧ byte             | x |       |    |
|          | r, r'         | 2      | r < r ^ r'                    | x |       |    |
|          | A, saddr      | 2      | A <− A ∧ (saddr)              | x |       |    |
|          | A, sfr        | 3      | A <− A ∧ sfr                  | x |       |    |
|          | saddr, saddr' | 3      | (saddr) <- (saddr) < (saddr') | x |       |    |
|          | A, mem        | 2-4    | A <- A ∧ (mem)                | x |       |    |
|          | A, &mem       | 3-5    | A <- A ^ (&mem)               | x |       |    |
| OR       | A, #byte      | 2      | A <− A ∨ byte                 | x |       |    |
|          | saddr, #byte  | 3      | (saddr) <- (saddr) v byte     | x |       |    |
|          | sfr, #byte    | 4      | sfr <- sfr ∨ byte             | x |       |    |
|          | r, r'         | 2      | r < r \v r'                   | x |       |    |
|          | A, saddr      | 2      | A <− A ∨ (saddr)              | x |       |    |
|          | A, sfr        | 3      | A <− A ∨ sfr                  | x |       |    |
|          | saddr, saddr' | 3      | (saddr) <- (saddr) v (saddr') | x |       |    |
|          | A, mem        | 2-4    | A <- A ∨ (mem)                | x |       |    |
|          | A, &mem       | 3-5    | A <- A v (&mem)               | x |       |    |
| XOR      | A, #byte      | 2      | A <− A <del>∨</del> byte      | x |       |    |
|          | saddr, #byte  | 3      | (saddr) <- (saddr) ∀ byte     | x |       |    |
|          | sfr, #byte    | 4      | sfr <- sfr ∀ byte             | x |       |    |
|          | r, r'         | 2      | r <− r ∀ r'                   | x |       |    |
|          | A, saddr      | 2      | A <− A <del>∨</del> (saddr)   | x |       |    |
|          | A, sfr        | 3      | A <− A ∀ sfr                  | x |       |    |
|          | saddr, saddr' | 3      | (saddr) <- (saddr) ∀ (saddr') | x |       |    |
|          | A, mem        | 2-4    | A <- A ∀ (mem)                | x |       |    |
|          | A, &mem       | 3-5    | A <- A → (&mem)               | x |       |    |

| Mnemonic | Operand       | No. of | Operation          |   | Flags |    |
|----------|---------------|--------|--------------------|---|-------|----|
|          |               | bytes  |                    | Z | AC    | СҮ |
| СМР      | A, #byte      | 2      | A – byte           | х | х     | х  |
|          | saddr, #byte  | 3      | (saddr) – byte     | х | х     | х  |
|          | sfr, #byte    | 4      | sfr – byte         | х | х     | х  |
|          | r, r'         | 2      | r – r'             | х | х     | х  |
|          | A, saddr      | 2      | A – (saddr)        | х | х     | х  |
| -        | A, sfr        | 3      | A – sfr            | х | х     | х  |
|          | saddr, saddr' | 3      | (saddr) – (saddr') | х | х     | х  |
|          | A, mem        | 2-4    | A – (mem)          | х | х     | х  |
|          | A, &mem       | 3-5    | A - (&mem)         | х | х     | х  |

# (4) 16-bit arithmetic/logical instructions: ADDW, SUBW, CMPW

| Mnemonic | Operand    | No. of | Operation               |   | Flags |    |
|----------|------------|--------|-------------------------|---|-------|----|
|          |            | bytes  |                         | Z | AC    | CY |
| ADDW     | AX, #word  | 3      | AX, CY <- AX + word     | x | х     | х  |
|          | AX, rp     | 2      | AX, CY <- AX + rp       | x | х     | х  |
|          | AX, saddrp | 2      | AX, CY <- AX + (saddrp) | x | х     | х  |
|          | AX, sfrp   | 3      | AX, CY <- AX + sfrp     | x | х     | х  |
| SUBW     | AX, #word  | 3      | AX, CY <- AX - word     | x | х     | х  |
|          | AX, rp     | 2      | AX, CY <- AX - rp       | x | х     | х  |
|          | AX, saddrp | 2      | AX, CY <- AX - (saddrp) | x | х     | х  |
|          | AX, sfrp   | 3      | AX, CY <- AX - sfrp     | x | х     | х  |
| CMPW     | AX, #word  | 3      | AX – word               | x | х     | х  |
|          | AX, rp     | 2      | AX – rp                 | x | х     | х  |
|          | AX, saddrp | 2      | AX – (saddrp)           | x | х     | х  |
|          | AX, sfrp   | 3      | AX – sfrp               | x | х     | х  |

### (5) Multiply/divide instructions: MULU, DIVUW

| Mnemonic | Operand | No. of | Operation  | Flags |    |    |  |
|----------|---------|--------|--|-------|----|----|--|
|          |         | bytes  |  | Z     | AC | CY |  |
| MULU     | r       | 2      | AX <- A x r  |       |    |    |  |
| DIVUW    | r       | 2      | AX (quotient), r (remainder) <- AX/r<br>When r = 0, r <- X, AX <- 0FFFFH |       |    |    |  |

### (6) Increment/decrement instructions: INC, DEC, INCW, DECW

| Mnemonic | Operand | No. of | Operation              | Flags |    |    |  |
|----------|---------|--------|------------------------|-------|----|----|--|
|          |         | bytes  |                        | Z     | AC | CY |  |
| INC      | r       | 1      | r < r + 1              | х     | х  |    |  |
|          | saddr   | 2      | (saddr) <- (saddr) + 1 | x     | х  |    |  |
| DEC      | r       | 1      | r < r 1                | х     | х  |    |  |
|          | saddr   | 2      | (saddr) <- (saddr) - 1 | x     | х  |    |  |
| INCW     | rp      | 1      | rp <- rp + 1           |       |    |    |  |
| DECW     | rp      | 1      | rp <- rp - 1           |       |    |    |  |

## (7) Shift/rotate instructions: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

| Mnemonic | Operand | No. of | Operation   |      | Flags |       |
|----------|---------|--------|---|------|-------|-------|
|          |         | bytes  |   | Z    | AC    | CY    |
| ROR      | r, n    | 2      | (CY, r7 <- r0, rm-1 <- rm) x n times n=0 to 7           |      |       | х     |
| ROL      | r, n    | 2      | (CY, ro <- r7, rm+1 <- rm) x n times n=0 to 7           |      |       | х     |
| RORC     | r, n    | 2      | (CY <- r0, r7 <- CY, rm-1 <- rm) x n times n=0 to 7     |      |       | х     |
| ROLC     | r, n    | 2      | (CY <- r7, r0 <- CY, rm-1 <- rm) x n times n=0 to 7     |      |       | х     |
| SHR      | r, n    | 2      | (CY <- ro, r7 <- 0, rm-1 <- rm) x n times n=0 to 7      |      | 0     | х     |
| SHL      | r, n    | 2      | (CY <- r7, r0 <- 0, rm-1 <- rm) x n times n=0 to 7      | х    | 0     | х     |
| SHRW     | rp, n   | 2      | (CY <- rp0, rp15 <- 0, rpm-1 <- rpm) x n times n=0 to 7 | х    | 0     | х     |
| SHLW     | rp, n   | 2      | (CY <- rp15, rp0 <- 0, rpm-1 <- rpm) x n times n=0 to 7 | х    | 0     | х     |
| ROR4Note | mem1    | 2      | A3-0 <- (mem1)3-0, (mem1)7-4 <- A3-0,<br>(mem1)3-0      | <- ( | mem1) | 7-4   |
|          | &mem1   | 3      | A3-0 <- (&mem1)3-0, (&mem1)7-4 <- A3-0,<br>(&mem1)3-0   | <- ( | &mem  | 1)7-4 |
| ROL4Note | mem1    | 2      | A3-0 <- (mem1)7-4, (mem1)3-0 <- A3-0,<br>(mem1)7-4      | <- ( | mem1) | 3-0   |
|          | &mem1   | 3      | A3-0 <- (&mem1)7-4, (&mem1)3-0 <- A3-0,<br>(&mem1)7-4   | <- ( | &mem  | 1)3-0 |

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

### (8) BCD conversion instructions: ADJBA, ADJBS

| Mnemonic | Operand | No. of | Operation   |   | Flags |    |
|----------|---------|--------|---|---|-------|----|
| _        |         | bytes  |   | Z | AC    | CY |
| ADJBA    |         | 1      | Use the decimal adjust accumulator after addition.    | х | х     | х  |
| ADJBS    |         | 1      | Use the decimal adjust accumulator after subtraction. | х | х     | х  |

# (9) Bit manipulation instructions: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1

| Mnemonic | Operand        | No. of | Operation                         |   | Flags |    |
|----------|----------------|--------|-----------------------------------|---|-------|----|
|          |                | bytes  |                                   | Z | AC    | C١ |
| MOV1     | CY, saddr.bit  | 3      | CY <- (saddr.bit)                 |   |       | х  |
|          | CY, sfr.bit    | 3      | CY <- sfr.bit                     |   |       | х  |
|          | CY, A.bit      | 2      | CY <- A.bit                       |   |       | х  |
|          | CY, X.bit      | 2      | CY <- X.bit                       |   |       | х  |
|          | CY, PSW.bit    | 2      | CY <- PSW.bit                     |   |       | х  |
|          | saddr.bit, CY  | 3      | (saddr.bit) <- CY                 |   |       |    |
|          | sfr.bit, CY    | 3      | sfr.bit <- CY                     |   |       |    |
|          | A.bit, CY      | 2      | A.bit <- CY                       |   |       |    |
|          | X.bit, CY      | 2      | X.bit <- CY                       |   |       |    |
|          | PSW.bit, CY    | 2      | PSW.bit <- CY                     | х | х     |    |
| AND1     | CY, saddr.bit  | 3      | CY <− CY ∧ (saddr.bit)            |   |       | х  |
|          | CY, /saddr.bit | 3      | CY <− CY ∧ (saddr.bit)            |   |       | х  |
|          | CY, sfr.bit    | 3      | CY <− CY ∧ sfr.bit                |   |       | х  |
|          | CY, /sfr.bit   | 3      | CY <− CY ∧ sfr.bit                |   |       | х  |
|          | CY, A.bit      | 2      | CY <- CY ^ A.bit                  |   |       | х  |
|          | CY, /A.bit     | 2      | CY <- CY $\land \overline{A.bit}$ |   |       | х  |
|          | CY, X.bit      | 2      | CY <- CY ∧ X.bit                  |   |       | х  |
|          | CY, /X.bit     | 2      | CY <- CY ^ X.bit                  |   |       | х  |
|          | CY, PSW.bit    | 2      | CY <- CY ^ PSW.bit                |   |       | х  |
|          | CY, /PSW.bit   | 2      | CY <- CY ^ PSW.bit                |   |       | х  |

| Mnemonic | Operand        | No. of | Operation                                  |   | Flags |    |
|----------|----------------|--------|--|---|-------|----|
|          |                | bytes  |  | Z | AC    | CY |
| OR1      | CY, saddr.bit  | 3      | CY <− CY ∨ (saddr.bit)                     |   |       | х  |
|          | CY, /saddr.bit | 3      | CY <− CY ∨ (saddr.bit)                     |   |       | х  |
|          | CY, sfr.bit    | 3      | CY <− CY ∨ sfr.bit                         |   |       | х  |
|          | CY, /sfr.bit   | 3      | $CY \leftarrow CY \lor \overline{sfr.bit}$ |   |       | х  |
|          | CY, A.bit      | 2      | CY <- CY v A.bit                           |   |       | х  |
|          | CY, /A.bit     | 2      | $CY \leftarrow CY \vee \overline{A.bit}$   |   |       | х  |
|          | CY, X.bit      | 2      | CY <- CY v X.bit                           |   |       | х  |
|          | CY, /X.bit     | 2      | $CY \leftarrow CY \vee \overline{X.bit}$   |   |       | х  |
|          | CY, PSW.bit    | 2      | CY <− CY ∨ PSW.bit                         |   |       | х  |
|          | CY, /PSW.bit   | 2      | $CY \leftarrow CY \vee \overline{PSW.bit}$ |   |       | х  |
| XOR1     | CY, saddr.bit  | 3      | CY <− CY ∀ (saddr.bit)                     |   |       | х  |
|          | CY, sfr.bit    | 3      | CY <− CY ∀ sfr.bit                         |   |       | х  |
|          | CY, A.bit      | 2      | CY <− CY ∀ A.bit                           |   |       | х  |
|          | CY, X.bit      | 2      | CY <− CY ∀ X.bit                           |   |       | х  |
|          | CY, PSW.bit    | 2      | CY <− CY ∀ PSW.bit                         |   |       | х  |
| SET1     | saddr.bit      | 2      | (saddr.bit) <- 1                           |   |       |    |
|          | sfr.bit        | 3      | sfr.bit <- 1                               |   |       |    |
|          | A.bit          | 2      | A.bit <- 1                                 |   |       |    |
|          | X.bit          | 2      | X.bit <- 1                                 |   |       |    |
|          | PSW.bit        | 2      | PSW.bit <- 1                               | x | х     | х  |
|          | СҮ             | 1      | CY <- 1                                    |   |       | 1  |
| CLR1     | saddr.bit      | 2      | (saddr.bit) <- 0                           |   |       |    |
|          | sfr.bit        | 3      | sfr.bit <- 0                               |   |       |    |
|          | A.bit          | 2      | A.bit <- 0                                 |   |       |    |
|          | X.bit          | 2      | X.bit <- 0                                 |   |       |    |
|          | PSW.bit        | 2      | PSW.bit <- 0                               | x | х     | х  |
|          | CY             | 1      | CY <- 0                                    |   |       | 0  |
| NOT1     | saddr.bit      | 3      | (saddr.bit) <- (saddr.bit)                 |   |       |    |
|          | sfr.bit        | 3      | sfr.bit <- sfr.bit                         |   |       |    |
|          | A.bit          | 2      | A.bit <- A.bit                             |   |       |    |
|          | X.bit          | 2      | X.bit $\leq -\overline{X.bit}$             |   |       |    |
|          | PSW.bit        | 2      | PSW.bit <- PSW.bit                         | x | х     | х  |
|          | СҮ             | 1      | $CY \le \overline{CY}$                     |   |       | х  |

| (10) | Call/return instructions: | CALL, CALLF, CALLT, BRK, RET, RETI, RETB |
|------|---------------------------|--|
|------|---------------------------|--|

| Mnemonic | Operand | No. of | Operation  |   | Flags |    |
|----------|---------|--------|--|---|-------|----|
|          |         | bytes  |  | Z | AC    | CY |
| CALL     | !addr16 | 3      | (SP - 1) <- (PC + 3)H, (SP - 2) <- (PC + 3)L,<br>PC <- addr16, SP <- SP - 2  |   |       |    |
|          | rp      | 2      | (SP – 1) <- (PC + 2)н, (SP – 2) <- (PC + 2)L,<br>РСн <- грн, PCL <- грL, SP <- SP – 2  |   |       |    |
| CALLF    | !addr11 | 2      | (SP – 1) <- (PC + 2)н, (SP – 2) <- (PC + 2)L,<br>PC15-11 <- 00001, PC10-0 <- addr11, SP <- SP – 2                            |   |       |    |
| CALLT    | [addr5] | 1      | (SP – 1) <- (PC + 1)н, (SP – 2) <- (PC + 1)L,<br>PCн <- (0000000001, addr5 + 1),<br>PCL <- (0000000001, addr5), SP <- SP – 2 |   |       |    |
| BRK      |         | 1      | (SP – 1) <- PSW, (SP – 2) <- (PC + 1)н<br>(SP – 3) <- (PC + 1)∟, PC∟ <- (003EH),<br>PCн <- (003FH), SP <- SP – 3, IE <- 0    |   |       |    |
| RET      |         | 1      | PCL <- (SP), PCH <- (SP + 1), SP <- SP + 2   |   |       |    |
| RETI     |         | 1      | PCL <- (SP), PCH <- (SP + 1), PSW <- (SP + 2),<br>SP <- (SP + 3), NMIS <- 0  | R | R     | R  |
| RETB     |         | 1      | PCL <- (SP), PCH <- (SP + 1), PSW <- (SP + 2),<br>SP <- (SP + 3)   | R | R     | R  |

# (11) Stack manipulation instructions: PUSH, POP, MOVW, INCW, DECW

| Mnemonic | Operand   | No. of | Operation                                      | Flags |    |    |  |
|----------|-----------|--------|--|-------|----|----|--|
|          |           | bytes  |  | Z     | AC | CY |  |
| PUSH     | PSW       | 1      | (SP – 1) <- PSW, SP <- SP – 1                  |       |    |    |  |
|          | sfr       | 2      | (SP - 1) <- sfr, SP <- SP - 1                  |       |    |    |  |
|          | rp        | 1      | (SP – 1) <- rpн, (SP – 2) <- rpL, SP <- SP – 2 |       |    |    |  |
| РОР      | PSW       | 1      | PSW <- (SP), SP <- SP + 1                      | R     | R  | R  |  |
|          | sfr       | 2      | sfr <- (SP), SP <- SP + 1                      |       |    |    |  |
|          | rp        | 1      | rp∟ <- (SP), rpн <- (SP + 1), SP <- SP + 2     |       |    |    |  |
| MOVW     | SP, #word | 4      | SP <- word                                     |       |    |    |  |
|          | SP, AX    | 2      | SP <- AX                                       |       |    |    |  |
|          | AX, SP    | 2      | AX <- SP                                       |       |    |    |  |
| INCW     | SP        | 2      | SP <- SP + 1                                   |       |    |    |  |
| DECW     | SP        | 2      | SP <- SP - 1                                   |       |    |    |  |

# (12) Unconditional branch instruction: BR

| Mnemonic | Operand  | No. of | Operation              |   | Flags |    |  |
|----------|----------|--------|------------------------|---|-------|----|--|
|          |          | bytes  |                        | Z | AC    | CY |  |
| BR       | !addr16  | 3      | PC <- addr16           |   |       |    |  |
|          | rp1      | 2      | РСн <- грн, РСL <- грL |   |       |    |  |
|          | \$addr16 | 2      | PC <- PC + 2 + jdisp8  |   |       |    |  |

| Mnemonic | Operand                                   | No. of | Operation   |                                      | Flags |    |
|----------|---|--------|---|--------------------------------------|-------|----|
|          |   | bytes  |   | Z                                    | AC    | CY |
| вс       | \$addr16                                  | 2      | PC <- PC + 2 + jdisp8 if CY = 1   |                                      |       |    |
| BL       |   |        |   |                                      |       |    |
| BNC      | \$addr16                                  | 2      | $PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$                                 |                                      |       |    |
| BNL      |   |        |   |                                      |       |    |
| BZ       | \$addr16                                  | 2      | PC <- PC + 2 + jdisp8 if Z = 1  |                                      |       |    |
| BE       | _   |        |   |                                      |       |    |
| BNZ      | \$addr16 2 PC <- PC + 2 + jdisp8 if Z = 0 |        | PC <- PC + 2 + jdisp8 if Z = 0  |                                      |       |    |
| BNE      | _   |        |   |                                      |       |    |
| вт       | saddr.bit, \$addr16                       | 3      | PC <- PC + 3 + jdisp8 if (saddr.bit) = 1                                    |                                      |       |    |
|          | sfr.bit, \$addr16                         | 4      | PC <- PC + 4 + jdisp8 if sfr.bit = 1  | PC <- PC + 4 + jdisp8 if sfr.bit = 1 |       |    |
|          | A.bit, \$addr16                           | 3      | PC <- PC + 3 + jdisp8 if A.bit = 1  |                                      |       |    |
|          | X.bit, \$addr16                           | 3      | PC <- PC + 3 + jdisp8 if X.bit = 1  |                                      |       |    |
|          | PSW.bit, \$addr16                         | 3      | PC <- PC + 3 + jdisp8 if PSW.bit = 1  |                                      |       |    |
| BF       | saddr.bit, \$addr16                       | 4      | PC <- PC + 4 + jdisp8 if (saddr.bit) = 0                                    |                                      |       |    |
|          | sfr.bit, \$addr16                         | 4      | $PC \le PC + 4 + jdisp8$ if sfr.bit = 0                                     |                                      |       |    |
|          | A.bit, \$addr16                           | 3      | $PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0                                |                                      |       |    |
|          | X.bit, \$addr16                           | 3      | PC <- PC + 3 + jdisp8 if X.bit = 0  |                                      |       |    |
|          | PSW.bit, \$addr16                         | 3      | PC <- PC + 3 + jdisp8 if PSW.bit = 0  |                                      |       |    |
| BTCLR    | saddr.bit, \$addr16                       | 4      | PC <- PC + 4 + jdisp8 if (saddr.bit) = 1<br>then reset (saddr.bit)          |                                      |       |    |
|          | sfr.bit, \$addr16                         | 4      | PC <- PC + 4 + jdisp8 if sfr.bit = 1<br>then reset sfr.bit                  |                                      |       |    |
|          | A.bit, \$addr16                           | 3      | PC <- PC + 3 + jdisp8 if A.bit = 1<br>then reset A.bit                      |                                      |       |    |
|          | X.bit, \$addr16                           | 3      | PC <- PC + 3 + jdisp8 if X.bit = 1<br>then reset X.bit                      |                                      |       |    |
|          | PSW.bit, \$addr16                         | 3      | PC <- PC + 3 + jdisp8 if PSW.bit = 1<br>then reset PSW. bit                 | x                                    | х     | х  |
| DBNZ     | r1, \$addr16                              | 2      | r1 <- r1 - 1, then PC <- PC + 2 + jdisp8 if r1 $\neq$ 0                     |                                      |       |    |
|          | saddr, \$addr16                           | 3      | 3 (saddr) <- (saddr) - 1,<br>then PC <- PC + 3 + jdisp8 if (saddr) $\neq$ 0 |                                      |       |    |

# (13) Conditional branch instructions: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BT, BF, BTCLR, DBNZ

| Mnemonic | Operand     |       |                              | Flags |    |    |  |  |
|----------|-------------|-------|------------------------------|-------|----|----|--|--|
|          |             | bytes |                              | Z     | AC | CY |  |  |
| MOV      | STBC, #byte | 4     | STBC <- byte                 |       |    |    |  |  |
| SEL      | RBn         | 2     | RBS1 – 0 <– n, n = 0 - 3     |       |    |    |  |  |
| NOP      |             | 1     | No operation                 |       |    |    |  |  |
| EI       |             | 1     | IE <- 1 (Enable interrupts)  |       |    |    |  |  |
| DI       |             | 1     | IE <- 0 (Disable interrupts) |       |    |    |  |  |

# (14) CPU control instructions: MOV, SEL, NOP, EI, DI

### 7.1.5 Instruction Lists for Each Addressing Type

#### (1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, and POP

| Second<br>First operand | 1 10 10 1        | A   | r<br>r'                 | saddr<br>saddr'         | sfr                     | mem                     | &mem                    | !addr16 | &!addr16 | PSW | n  | NoneNote 2                  |
|-------------------------|------------------|-----|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|---------|----------|-----|--|-----------------------------|
| A                       | ADDNote 1        |     | MOV<br>XCH              | MOV<br>XCH<br>ADDNote 1 | MOV<br>XCH<br>ADDNote 1 | MOV<br>XCH<br>ADDNote 1 | MOV<br>XCH<br>ADDNote 1 | MOV     | MOV      | MOV |  |                             |
| r                       | MOV              |     | MOV<br>XCH<br>ADDNote 1 |                         |                         |                         |                         |         |          |     | ROL<br>ROLC<br>ROR<br>RORC<br>SHR<br>SHL | MULU<br>DIVUW<br>INC<br>DEC |
| r1                      |                  |     |                         |                         |                         |                         |                         |         |          |     |  | DBNZ                        |
| saddr                   | MOV<br>ADDNote 1 | MOV |                         | MOV<br>XCH<br>ADDNote 1 |                         |                         |                         |         |          |     |  | INC<br>DBNZ<br>DEC          |
| sfr                     | MOV<br>ADDNote 1 | MOV |                         |                         |                         |                         |                         |         |          |     |  | PUSH<br>POP                 |
| mem<br>&mem             |                  | MOV |                         |                         |                         |                         |                         |         |          |     |  |                             |
| mem1<br>&mem1           |                  |     |                         |                         |                         |                         |                         |         |          |     |  | ROR4Note 3<br>ROL4Note 3    |
| !addr16                 |                  | MOV |                         |                         |                         |                         |                         |         |          |     |  |                             |
| &!addr16                |                  | MOV |                         |                         |                         |                         |                         |         |          |     |  |                             |
| PSW                     | MOV              | MOV |                         |                         |                         |                         |                         |         |          |     |  | PUSH<br>POP                 |
| STBC                    | MOV              |     |                         |                         |                         |                         |                         |         |          |     |  |                             |

### Table 7-1. 8-Bit Instructions for Each Addressing Type

Notes 1. ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as ADD.

2. The second operand does not exist or is not an operand address.

**3.** Cannot be used for EEPROM area of the  $\mu$ PD78244 sub-series.

## (2) 16-bit instructions

MOVW, ADDW, SUBW, CMPW, INCW, DECW, SHRW, SHLW, PUSH, and POP

| Second<br>First operand<br>operand | #word                | AX       | rp<br>rp'            | saddrp                       | sfrp                         | mem1 | &mem1 | SP   | n            | None                        |
|------------------------------------|----------------------|----------|----------------------|------------------------------|------------------------------|------|-------|------|--------------|-----------------------------|
| AX                                 | ADDW<br>SUBW<br>CMPW |          | ADDW<br>SUBW<br>CMPW | MOVW<br>ADDW<br>SUBW<br>CMPW | MOVW<br>ADDW<br>SUBW<br>CMPW | MOVW | MOVW  | MOVW |              |                             |
| rp                                 | MOVW                 |          | MOVW                 |                              |                              |      |       |      | SHLW<br>SHRW | INCW<br>DECW<br>PUSH<br>POP |
| saddrp                             | MOVW                 | MOVW     |                      |                              |                              |      |       |      |              |                             |
| sfrp                               | MOVW                 | MOVW     |                      |                              |                              |      |       |      |              |                             |
| mem1<br>&mem1                      |                      | MOVWNote |                      |                              |                              |      |       |      |              |                             |
| SP                                 | MOVW                 | MOVW     |                      |                              |                              |      |       |      |              | INCW<br>DECW                |

| Table 7-2. | 16-Bit Instructions | for Each | Addressing Type |
|------------|---------------------|----------|-----------------|
|------------|---------------------|----------|-----------------|

Note Cannot be used for EEPROM area of the  $\mu$ PD78244 sub-series.

### (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, and BTCLR

| Table 7-3. | Bit Manipulation | Instructions for | Each | Addressing | Туре |
|------------|------------------|------------------|------|------------|------|
|------------|------------------|------------------|------|------------|------|

| Second<br>First operand<br>operand |      | A.bit                       | /A.bit      | X.bit                       | /X.bit      | saddr.bit                   | /saddr.bit  | sfr.bit                     | /sfr.bit   | PSW.bit                     | /PSW.bit    | NoneNote                                  |
|------------------------------------|------|-----------------------------|-------------|-----------------------------|-------------|-----------------------------|-------------|-----------------------------|------------|-----------------------------|-------------|---|
| СҮ                                 |      | MOV1<br>AND1<br>OR1<br>XOR1 | AND1<br>OR1 | MOV1<br>AND1<br>OR1<br>XOR1 | AND1<br>OR1 | MOV1<br>AND1<br>OR1<br>XOR1 | AND1<br>OR1 | MOV1<br>AND1<br>OR1<br>XOR1 | AND<br>OR1 | MOV1<br>AND1<br>OR1<br>XOR1 | AND1<br>OR1 | SET1<br>CLR1<br>NOT1                      |
| A.bit                              | MOV1 |                             |             |                             |             |                             |             |                             |            |                             |             | SET1<br>CLR1<br>NOT1<br>BT<br>BF<br>BTCLR |
| X.bit                              | MOV1 |                             |             |                             |             |                             |             |                             |            |                             |             | SET1<br>CLR1<br>NOT1<br>BT<br>BF<br>BTCLR |
| saddr.bit                          | MOV1 |                             |             |                             |             |                             |             |                             |            |                             |             | SET1<br>CLR1<br>NOT1<br>BT<br>BF<br>BTCLR |
| sfr.bit                            | MOV1 |                             |             |                             |             |                             |             |                             |            |                             |             | SET1<br>CLR1<br>NOT1<br>BT<br>BF<br>BTCLR |
| PSW.bit                            | MOV1 |                             |             |                             |             |                             |             |                             |            |                             |             | SET1<br>CLR1<br>NOT1<br>BT<br>BF<br>BTCLR |

**Note** The second operand does not exist or is not an operand address.

### (4) Call instructions and branch instructions

CALL, CALLF, CALLT, BR, BC, BT, BF, BTCLR, DBNZ, BL, BNC, BNL, BZ, BE, BNZ, and BNE

| Table 7-4. Call Instructions and Branch Instructions for Each Addressing Type |
|---|
|---|

| Instruction addressing operand | \$addr16                  | !addr16    | rp         | !addr11 | [addr5] |
|--------------------------------|---------------------------|------------|------------|---------|---------|
| Basic instruction              | BR<br>BCNote              | CALL<br>BR | CALL<br>BR | CALLF   | CALLT   |
| Composite instruction          | BT<br>BF<br>BTCLR<br>DBNZ |            |            |         |         |

Note BL, BNC, BNL, BZ, BE, BNZ, and BNE are the same as BC.

#### (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, NOP, EI, DI, and SEL

### 7.2 OPERATION CODES

### 7.2.1 Operation Code Symbols

| r, r' |    |    |    |    |  |  |  |  |  |
|-------|----|----|----|----|--|--|--|--|--|
| R2    |    |    | r, | r' |  |  |  |  |  |
| R6    | R٥ | R4 | r  |    |  |  |  |  |  |
| 0     | 0  | 0  | R0 | Х  |  |  |  |  |  |
| 0     | 0  | 1  | R1 | А  |  |  |  |  |  |
| 0     | 1  | 0  | R2 | С  |  |  |  |  |  |
| 0     | 1  | 1  | R3 | В  |  |  |  |  |  |
| 1     | 0  | 0  | R4 | Е  |  |  |  |  |  |
| 1     | 0  | 1  | R5 | D  |  |  |  |  |  |
| 1     | 1  | 0  | R6 | L  |  |  |  |  |  |
| 1     | 1  | 1  | R7 | Н  |  |  |  |  |  |

| rl |     |
|----|-----|
| R٥ | reg |
| 0  | С   |
| 1  | В   |
|    |     |

| rp | , rp'         |    |     |     |  |  |  |  |  |  |  |
|----|---------------|----|-----|-----|--|--|--|--|--|--|--|
| F  | <b>&gt;</b> 1 | P٥ | rp  |     |  |  |  |  |  |  |  |
| F  | <b>5</b> 2    | P1 | rp, | rp' |  |  |  |  |  |  |  |
| F  | •<br>6        | P₅ | r   | р   |  |  |  |  |  |  |  |
|    | 0             | 0  | PR0 | AX  |  |  |  |  |  |  |  |
|    | 0             | 1  | PR1 | вС  |  |  |  |  |  |  |  |
|    | 1             | 0  | PR2 | DE  |  |  |  |  |  |  |  |
|    | 1             | 1  | PR3 | HL  |  |  |  |  |  |  |  |

| Bn              | : Immediate data corresponding to bit  |
|-----------------|--|
| Nn              | : Immediate data corresponding to n  |
| Data            | : 8-bit immediate data corresponding to byte   |
| Low/High Byte   | : 16-bit immediate data corresponding to word  |
| Saddr-offset    | : Low-order 8-bit offset data of 16-bit address corresponding to saddr or saddrp           |
| Saddr'-offset   | : Low-order 8-bit offset data of 16-bit address corresponding to saddr'                    |
| Sfr-offset      | : Special function register (sfr, sfrp) 16-bit address low-order 8-bit offset data         |
| Low/High Offset | : 16-bit offset data corresponding to word in indexed addressing                           |
| Low/High Addr.  | : 16-bit immediate data corresponding to addr16  |
| jdisp8          | : Signed two's complement data (8-bit) for relative address distance between start address |
|                 | of next instruction and branch address   |
| fa              | : Low-order 11 bits of immediate data corresponding to addr11                              |
| ta              | : Low-order 5 bits of immediate data corresponding to (addr5 x dis)                        |
|                 |  |

Caution The code when the 1st and 2nd operands in the operand field are both registers or a register pair is as described below.

The high-order 4 bits of the register specification byte comprise the 1st operand specification code and the low-order 4 bits comprise the 2nd operand specification code.

Example: MOV r, r'

| Operation code |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  | C | R6 | R₅ | R4 | 0 | R2 | R₁ | R₀ |
|----------------|--|---|---|---|---|---|---|---|---|--|---|----|----|----|---|----|----|----|
|----------------|--|---|---|---|---|---|---|---|---|--|---|----|----|----|---|----|----|----|

When the A register is specified as the 1st operand and the L register as the 2nd operand, the instruction is written as follows:

MOV A, L (Transfer L register contents to A register)

The operation code for this instruction is as follows:



### 7.2.2 Operation Code When mem, &mem, mem1 or &mem1 Is Specified as Operand

#### (1) Operation codes when mem or &mem is written in operand field

The codes assigned to mod and mem in the operation code field fixed for the contents written in mem or &mem in the operand field are shown in Table 7-5.

| mem, &mem addres       | sing mode   |   |     | Ope | ratio | n mo | de |   |   |
|------------------------|-------------|---|-----|-----|-------|------|----|---|---|
| Addressing mode name   | Description |   | m   | od  |       | mem  |    |   |   |
| Register indirect mode | [DE+]       | 1 | 0   | 1   | 1     | 0    | 0  | 0 | 0 |
|                        | [HL+]       | 1 |     |     | 1     | 0    | 0  | 0 | 1 |
|                        | [DE-]       | 1 | 0   | 1   | 1     | 0    | 0  | 1 | 0 |
|                        | [HL–]       | 1 | 0   | 1   | 1     | 0    | 0  | 1 | 1 |
|                        | [DE]        | 1 | 0 1 |     | 1     | 0    | 1  | 0 | 0 |
|                        | [HL]        | 1 | 0   | 1   | 1     | 0    | 1  | 0 | 1 |
| Base mode              | [DE+byte]   | 0 | 0   | 1   | 1     | 0    | 0  | 0 | 0 |
|                        | [SP+byte]   | 0 | 0   | 1   | 1     | 0    | 0  | 0 | 1 |
|                        | [HL+byte]   | 0 | 0   | 1   | 1     | 0    | 0  | 1 | 0 |
| Indexed mode           | word [DE]   | 0 | 1   | 0   | 1     | 0    | 0  | 0 | 0 |
|                        | word [A]    | 0 | 1   | 0   | 1     | 0    | 0  | 0 | 1 |
|                        | word [HL]   | 0 | 1   | 0   | 1     | 0    | 0  | 1 | 0 |
|                        | word [B]    | 0 | 1 0 |     | 1     | 0    | 0  | 1 | 1 |

#### Table 7-5. Operation Codes for mem, &mem

#### (2) Operation codes when mem1 or &mem1 is written in operand field

The table below shows R<sub>0</sub> or R<sub>1</sub> in the operation code field determined according to the contents written for mem1 or &mem1 in the operand field.

| Operand field | Operation code field |
|---------------|----------------------|
| mem1, &mem1   | Ro or R1             |
| [DE]          | 0                    |
| [HL]          | 1                    |

## 7.2.3 List of Operation Codes

### (1) 8-bit data transfer instructions : MOV, XCH

|          |              |      |     |   |      |      |     |    |    |     | С      | peratio | n co   | de      |     |       |          |        |     |    |    |
|----------|--------------|------|-----|---|------|------|-----|----|----|-----|--------|---------|--------|---------|-----|-------|----------|--------|-----|----|----|
| Mnemonic | Operand      | ls   |     |   | E    | 31   |     |    |    |     |        | B2      | 2      |         |     |       |          | B3     |     |    |    |
|          |              |      |     |   | E    | 34   |     |    |    |     | B5     |         |        |         |     |       |          |        |     |    |    |
| MOV      | r, #byte     |      | 1 0 | 1 | 1    | 1    | R2  | Rı | R٥ | <-  |        | Dat     | ta     | _       | >   |       |          |        |     |    |    |
|          | saddr, #byte | Э    | 0 0 | 1 | 1    | 1    | 0   | 1  | 0  | <-  |        | Saddr-  | offse  | t –     | > < | _     | C        | Data   |     |    | -> |
|          | sfr, #byte   |      | 0 0 | 1 | 0    | 1    | 0   | 1  | 1  | <-  |        | Sfr-of  | fset   | _       | ><  |       | C        | Data   |     |    | -> |
|          | r, r'        |      | 0 0 | 1 | 0    | 0    | 1   | 0  | 0  | 0 F | R6 F   | R5 R4   | 0 F    | R2 R1 R | 0   |       |          |        |     |    |    |
|          | A, r         |      | 1 1 | 0 | 1    | 0    | R2  | R1 | R٥ |     |        |         |        |         |     |       |          |        |     |    |    |
|          | A, saddr     |      | 0 0 | 1 | 0    | 0    | 0   | 0  | 0  | <-  |        | Saddr-  | offse  | t –     | >   |       |          |        |     |    |    |
|          | saddr, A     |      | 0 0 | 1 | 0    | 0    | 0   | 1  | 0  | <-  |        | Saddr-  | offse  | t –     | >   |       |          |        |     |    |    |
|          | A, sfr       |      | 0 0 | 0 | 1    | 0    | 0   | 0  | 0  | <-  |        | Sfr-of  | fset   | _       | >   |       |          |        |     |    |    |
|          | sfr, A       | 0 0  | 0   | 1 | 0    | 0    | 1   | 0  | <- |     | Sfr-of | fset    | _      | >       |     |       |          |        |     |    |    |
|          | saddr, sadd  | r'   | 0 0 | 1 | 1    | 1    | 0   | 0  | 0  | <-  |        | Saddr-  | offse  | t –     | > < | _     | Sado     | dr-off | set |    | -> |
|          |              | Note | 0 1 | 0 | 1    | 1    | m   | em |    |     |        |         |        |         |     |       |          |        |     |    |    |
|          | A, mem       |      | 0 0 | 0 |      | n    | noc |    |    | 0 1 | me     | m       | 0      | 0 0 0   | <   |       | Low      | Offs   | set |    | -> |
|          |              |      | <-  | Н | ligh | Offs | et  |    | -> |     |        |         |        |         |     |       |          |        |     |    |    |
|          |              | Note | 0 0 | 0 | 0    | 0    | 0   | 0  | 1  | 0   | 1      | 0 1     | 1 r    | nem     |     |       |          |        |     |    |    |
|          | A, &mem      |      | 0 0 | 0 | 0    | 0    | 0   | 0  | 1  | 0   | 0      | 0       | mo     | d       | C   | ) mer | n        | 0      | 0   | 0  | 0  |
|          |              |      | <-  | L | .ow  | Offs | et  |    | -> | <-  |        | High C  | offset | -       | >   |       |          |        |     |    |    |
|          |              | Note | 0 1 | 0 | 1    | 0    | m   | em |    |     |        |         |        |         |     |       |          |        |     |    |    |
|          | mem, A       |      | 0 0 | 0 |      | n    | nod |    |    | 1 1 | me     | m       | 0 (    | 0 0 0   | <   | -     | Low      | Offs   | et  |    | -> |
|          |              |      | <-  | Н | ligh | Offs | et  |    | -> |     |        |         |        |         |     |       |          |        |     |    |    |
|          |              | Note | 0 0 | 0 | 0    | 0    | 0   | 0  | 1  | 0   | 1      | 0 1     | 0 r    | nem     |     |       |          |        |     |    |    |
|          | &mem, A      |      | 0 0 | 0 | 0    | 0    | 0   | 0  | 1  | 0   | 0      | 0       | mo     | d       | 1   | mer   | <u>m</u> | 0      | 0   | 0  | 0  |
|          |              |      | <-  | L | .ow  | Offs | et  |    | -> | <-  |        | High C  | offset | _       | >   |       |          |        |     |    |    |
|          | A, !addr16   | 0 0  | 0   | 0 | 1    | 0    | 0   | 1  | 1  | 1   | 1 1    | 0 (     | 0 0 0  | <       |     | Low   | / Adc    | łr.    |     | -> |    |
|          |              |      | <-  | ŀ | ligh | Add  | r.  |    | -> | <-  |        |         |        |         |     |       |          |        |     |    |    |
|          | A, &!addr16  |      | 0 0 | 0 | 0    | 0    | 0   | 0  | 1  | 0   | 0      | 0 0     | 1 (    | 0 0 1   | 1   | 1 '   | 1 1      | 0      | 0   | 0  | 0  |
|          |              |      | <-  | L | _ow  | Add  | r.  |    | -> | <-  |        | High A  | \ddr.  | _       | >   |       |          |        |     |    |    |

(Continued)

**Note** When [DE], [HL], [DE+], [DE-], [HL+] or [HL-] is written in mem or &mem, this comprises a special 1-byte code or 2-byte code respectively.

|          |               | Operation code   |    |  |  |  |  |  |  |  |  |  |  |  |  |
|----------|---------------|--|----|--|--|--|--|--|--|--|--|--|--|--|--|
| Mnemonic | Operands      | B1 B2 B3   |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          |               | B4 B5  |    |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV      | !addr16, A    | 0 0 0 0 1 0 0 1 1 1 1 1 0 0 0 1 <- Low Addr.           | -> |  |  |  |  |  |  |  |  |  |  |  |  |
|          |               | <- High Addr>  |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | &!addr16, A   | 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 1 1 1 1 1                | 1  |  |  |  |  |  |  |  |  |  |  |  |  |
|          |               | <- Low Addr> <- High Addr>                             |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | PSW, #byte    | 0 0 1 0 1 0 1 1 1 1 1 1 1 1 0 <- Data                  | -> |  |  |  |  |  |  |  |  |  |  |  |  |
|          | PSW, A        | 0 0 0 1 0 0 1 0 1 1 1 1 1 1 0                          |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | A, PSW        | 0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 0                        |    |  |  |  |  |  |  |  |  |  |  |  |  |
| хсн      | r, r'         | 0 0 1 0 0 1 0 1 0 R6 R5 R4 0 R2 R1 R0                  |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | A, r          | 1 1 0 1 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | A, saddr      | 0 0 1 0 0 0 0 1 <- Saddr-offset ->                     |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | A, sfr        | 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 1 <- Sfr-offset          | -> |  |  |  |  |  |  |  |  |  |  |  |  |
|          | saddr, saddr' | 0 0 1 1 1 0 0 1 <- Saddr-offset -> <- Saddr-offset     | -> |  |  |  |  |  |  |  |  |  |  |  |  |
|          | A, mem        | 0 0 0 mod 0 mem 0 1 0 0 <- Low Offset                  | -> |  |  |  |  |  |  |  |  |  |  |  |  |
|          |               | <- High Offset ->                                      |    |  |  |  |  |  |  |  |  |  |  |  |  |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod 0 mod 0 1 0                  | 0  |  |  |  |  |  |  |  |  |  |  |  |  |
|          |               | <- Low Offset -> <- High Offset ->                     |    |  |  |  |  |  |  |  |  |  |  |  |  |

# (2) 16-bit data transfer instructions: MOVW

|          |               |     |   |      |      |                |    |    |    |    | Ор | eratio | on c  | ode      | Э |    |    |   |   |      |       |    |   |    |
|----------|---------------|-----|---|------|------|----------------|----|----|----|----|----|--------|-------|----------|---|----|----|---|---|------|-------|----|---|----|
| Mnemonic | Operands      |     |   | В    | 1    |                |    |    |    |    |    | В      | 2     |          |   |    | В3 |   |   |      |       |    | - |    |
|          |               |     |   | В    | 4    |                |    |    |    |    |    | В      | 5     |          |   |    |    |   |   |      |       |    |   |    |
| MOVW     | rp, #word     | 0 1 | 1 | 0    | 0    | P <sub>2</sub> | P1 | 0  | <- |    |    | Low    | Byte  | <u>;</u> |   | -> | <- |   |   | Higł | ו By  | te |   | -> |
|          | saddrp, #word | 0 0 | 0 | 0    | 1    | 1              | 0  | 0  | <- |    | S  | addr   | -offs | et       |   | -> | <- |   |   | Low  | v Byt | е  |   | -> |
|          |               | <-  | I | High | Byte | э              |    | -> |    |    |    |        |       |          |   |    |    |   |   |      |       |    |   |    |
|          | sfrp, #word   | 0 0 | 0 | 0    | 1    | 0              | 1  | 1  | <- |    |    | Sfr-o  | ffse  | t        |   | -> | <- |   |   | Low  | v Byt | е  |   | -> |
| -        |               | <-  | l | High | Byte | Э              |    | -> |    |    |    |        |       |          |   |    |    |   |   |      |       |    |   |    |
|          | rp, rp'       | 0 0 | 1 | 0    | 0    | 1              | 0  | 0  | 0  | P6 | P5 | 0      | 1     | P2       | P | 0  |    |   |   |      |       |    |   |    |
|          | AX, saddrp    | 0 0 | 0 | 1    | 1    | 1              | 0  | 0  | <- |    | S  | addr   | -offs | et       |   | -> |    |   |   |      |       |    |   |    |
|          | saddrp, AX    | 0 0 | 0 | 1    | 1    | 0              | 1  | 0  | <- |    | S  | addr   | -offs | et       |   | -> |    |   |   |      |       |    |   |    |
| -        | AX, sfrp      | 0 0 | 0 | 1    | 0    | 0              | 0  | 1  | <- |    |    | Sfr-o  | ffse  | t        |   | -> |    |   |   |      |       |    |   |    |
|          | sfrp, AX      | 0 0 | 0 | 1    | 0    | 0              | 1  | 1  | <- |    |    | Sfr-o  | ffse  | t        |   | -> |    |   |   |      |       |    |   |    |
|          | AX, mem1      | 0 0 | 0 | 0    | 0    | 1              | 0  | 1  | 1  | 1  | 1  | 0      | 0     | 0        | 1 | R٥ |    |   |   |      |       |    |   |    |
|          | mem1, AX      | 0 0 | 0 | 0    | 0    | 1              | 0  | 1  | 1  | 1  | 1  | 0      | 0     | 1        | 1 | R٥ |    |   |   |      |       |    |   |    |
|          | AX, &mem1Note | 0 0 | 0 | 0    | 0    | 0              | 0  | 1  | 0  | 0  | 0  | 0      | 0     | 1        | 0 | 1  | 1  | 1 | 1 | 0    | 0     | 0  | 1 | R٥ |
|          | &mem1, AXNote | 0 0 | 0 | 0    | 0    | 0              | 0  | 1  | 0  | 0  | 0  | 0      | 0     | 1        | 0 | 1  | 1  | 1 | 1 | 0    | 0     | 1  | 1 | R٥ |

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

# (3) 8-bit operation instructions: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP

|          |               | Operation code                                     |    |
|----------|---------------|--|----|
| Mnemonic | Operands      | B1 B2 B3   |    |
|          |               | B4 B5  |    |
| ADD      | A, #byte      | 1 0 1 0 1 0 0 0 <- Data ->                         |    |
|          | saddr, #byte  | 0 1 1 0 1 0 0 0 <- Saddr-offset -> <- Data         | -> |
|          | sfr, #byte    | 0 0 0 0 0 0 0 1 0 1 1 0 1 0 0 0 <- Sfr-offset      | -> |
|          |               | <- Data ->   |    |
|          | r, r'         | 1 0 0 0 1 0 0 0 R6 R5 R4 0 R2 R1 R0                |    |
|          | A, saddr      | 1 0 0 1 1 0 0 0 <- Saddr-offset ->                 |    |
|          | A, sfr        | 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 0 <- Sfr-offset      | -> |
|          | saddr, saddr' | 0 1 1 1 1 0 0 0 <- Saddr-offset -> <- Saddr-offset | -> |
|          | A, mem        | 0 0 0 mod 0 mem 1 0 0 0 <- Low Offset              | -> |
|          |               | <- High Offset ->                                  |    |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod 0 mem 1 0 0              | 0  |
|          |               | <- Low Offset -> <- High Offset ->                 |    |
| ADDC     | A, #byte      | 1 0 1 0 1 0 0 1 <- Data ->                         |    |
|          | saddr, #byte  | 0 1 1 0 1 0 0 1 <- Saddr-offset -> <- Data         | -> |
|          | sfr, #byte    | 0 0 0 0 0 0 0 1 0 1 1 0 1 0 0 1 <- Sfr-offset      | -> |
|          |               | <- Data ->   |    |
|          | r, r'         | 1 0 0 0 1 0 0 1 0 R6 R5 R4 0 R2 R1 R0              |    |
|          | A, saddr      | 1 0 0 1 1 0 0 1 <- Saddr-offset ->                 |    |
|          | A, sfr        | 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 1 <- Sfr-offset      | -> |
|          | saddr, saddr' | 0 1 1 1 1 0 0 1 <- Saddr-offset -> <- Saddr-offset | -> |
|          | A, mem        | 0 0 0 mod 0 mem 1 0 0 1 <- Low Offset              | -> |
|          |               | <- High Offset ->                                  |    |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod 0 mem 1 0 0              | 1  |
|          |               | <- Low Offset -> <- High Offset ->                 |    |

|          |               | Operation code                        |                    |
|----------|---------------|---------------------------------------|--------------------|
| Mnemonic | Operands      | B1 B2                                 | B3                 |
|          |               | B4 B5                                 |                    |
| SUB      | A, #byte      | 1 0 1 0 1 0 1 0 <- Data ->            |                    |
|          | saddr, #byte  | 0 1 1 0 1 0 1 0 <- Saddr-offset -> <  | <- Data ->         |
|          | sfr, #byte    | 0000000101101010                      | <- Sfr-offset ->   |
|          |               | <- Data ->                            |                    |
|          | r, r'         | 1 0 0 0 1 0 1 0 0 R6 R5 R4 0 R2 R1 R0 |                    |
|          | A, saddr      | 1 0 0 1 1 0 1 0 <- Saddr-offset ->    |                    |
|          | A, sfr        | 0000000110011010<                     | <- Sfr-offset ->   |
|          | saddr, saddr' | 0 1 1 1 1 0 1 0 <- Saddr-offset -> <  | <- Saddr-offset -> |
|          | A, mem        | 0 0 0 mod 0 mem 1 0 1 0 <             | <- Low Offset ->   |
|          |               | <- High Offset ->                     |                    |
|          | A, &mem       | 00000001000 mod                       | 0 mem 1 0 1 0      |
|          |               | <- Low Offset -> <- High Offset ->    |                    |
| SUBC     | A, #byte      | 1 0 1 0 1 0 1 1 <- Data ->            |                    |
|          | saddr, #byte  | 0 1 1 0 1 0 1 1 <- Saddr-offset -> <  | <- Data ->         |
|          | sfr, #byte    | 0000000101101011                      | <- Sfr-offset ->   |
|          |               | <- Data ->                            |                    |
|          | r, r'         | 1 0 0 0 1 0 1 1 0 R6 R5 R4 0 R2 R1 R0 |                    |
|          | A, saddr      | 1 0 0 1 1 0 1 1 <- Saddr-offset ->    |                    |
|          | A, sfr        | 000000011001 1011 <                   | <- Sfr-offset ->   |
|          | saddr, saddr' | 0 1 1 1 1 0 1 1 <- Saddr-offset -> <  | <- Saddr-offset -> |
|          | A, mem        | 0 0 0 mod 0 mem 1 0 1 1 <             | <- Low Offset ->   |
|          |               | <- High Offset ->                     |                    |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod             | 0 mem 1 0 1 1      |
|          |               | <- Low Offset -> <- High Offset ->    |                    |

|          |               | Operation code                                     |    |
|----------|---------------|--|----|
| Mnemonic | Operands      | B1 B2 B3   |    |
|          |               | B4 B5  |    |
| AND      | A, #byte      | 1 0 1 0 1 1 0 0 <- Data ->                         |    |
|          | saddr, #byte  | 0 1 1 0 1 1 0 0 <- Saddr-offset -> <- Data         | -: |
|          | sfr, #byte    | 0 0 0 0 0 0 0 1 0 1 1 0 1 1 0 0 <- Sfr-offset      | -: |
|          |               | <- Data ->   |    |
|          | r, r'         | 1 0 0 0 1 1 0 0 0 R6 R5 R4 0 R2 R1 R0              |    |
|          | A, saddr      | 1 0 0 1 1 1 0 0 <- Saddr-offset ->                 |    |
|          | A, sfr        | 0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 0 <- Sfr-offset      | -: |
|          | saddr, saddr' | 0 1 1 1 1 1 0 0 <- Saddr-offset -> <- Saddr-offset | -; |
|          | A, mem        | 0 0 0 mod 0 mem 1 1 0 0 <- Low Offset              | -: |
|          |               | <- High Offset ->                                  |    |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod 0 mem 1 1 0              | С  |
|          |               | <- Low Offset -> <- High Offset ->                 |    |
| OR       | A, #byte      | 1 0 1 0 1 1 1 0 <- Data ->                         |    |
|          | saddr, #byte  | 0 1 1 0 1 1 1 0 <- Saddr-offset -> <- Data         | -; |
|          | sfr, #byte    | 0 0 0 0 0 0 0 1 0 1 1 0 1 1 1 0 <- Sfr-offset      | -: |
|          |               | <- Data ->   |    |
|          | r, r'         | 1 0 0 0 1 1 1 0 0 R6 R5 R4 0 R2 R1R0               |    |
|          | A, saddr      | 1 0 0 1 1 1 1 0 <- Saddr-offset ->                 |    |
|          | A, sfr        | 0 0 0 0 0 0 0 1 1 0 0 1 1 1 1 0 <- Sfr-offset      | -: |
|          | saddr, saddr' | 0 1 1 1 1 1 1 0 <- Saddr-offset -> <- Saddr-offset | -: |
|          | A, mem        | 0 0 0 mod 0 mem 1 1 1 0 <- Low Offset              | -; |
|          |               | <- High Offset ->                                  |    |
|          | A, &mem       | 00000001000 mod 0 mem 111                          | 0  |
|          |               | <- Low Offset -> <- High Offset ->                 |    |

|          |               | Operation code                                   |        |
|----------|---------------|--|--------|
| Mnemonic | Operands      | B1 B2 B3   |        |
|          |               | B4 B5  |        |
| XOR      | A, #byte      | 1 0 1 0 1 1 0 1 <- Data ->                       |        |
|          | saddr, #byte  | 0 1 1 0 1 1 0 1 <- Saddr-offset -> <- Data       | ->     |
|          | sfr, #byte    | 0 0 0 0 0 0 0 1 0 1 1 0 1 1 0 1 <- Sfr-offse     | t –>   |
|          |               | <- Data ->                                       |        |
|          | r, r'         | 1 0 0 0 1 1 0 1 0 R6 R5 R4 0 R2 R1R0             |        |
|          | A, saddr      | 1 0 0 1 1 1 0 1 <- Saddr-offset ->               |        |
|          | A, sfr        | 0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 1 <- Sfr-offse     | t ->   |
|          | saddr, saddr' | 0 1 1 1 1 1 0 1 <- Saddr-offset -> <- Saddr-offs | set -> |
|          | A, mem        | 0 0 0 mod 0 mem 1 1 0 1 <- Low Offse             | et ->  |
|          |               | <- High Offset ->                                |        |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod 0 mem 1                | 1 0 1  |
|          |               | <- Low Offset -> <- High Offset ->               |        |
| СМР      | A, #byte      | 1 0 1 0 1 1 1 1 <- Data ->                       |        |
|          | saddr, #byte  | 0 1 1 0 1 1 1 1 <- Saddr-offset -> <- Data       | ->     |
|          | sfr, #byte    | 0 0 0 0 0 0 0 1 0 1 1 0 1 1 1 1 <- Saddr-offs    | set -> |
|          |               | <- Data ->                                       |        |
|          | r, r'         | 1 0 0 0 1 1 1 1 0 R6 R5 R4 0 R2 R1R0             |        |
|          | A, saddr      | 1 0 0 1 1 1 1 1 <- Saddr-offset ->               |        |
|          | A, sfr        | 0 0 0 0 0 0 0 1 1 0 0 1 1 1 1 1 - Sfr-offse      | t ->   |
|          | saddr, saddr' | 0 1 1 1 1 1 1 1 - Saddr-offset -> <- Saddr-offs  | set -> |
|          | A, mem        | 0 0 0 mod 0 mem 1 1 1 1 <- Low Offse             | et ->  |
|          |               | <- High Offset ->                                |        |
|          | A, &mem       | 0 0 0 0 0 0 0 1 0 0 0 mod 0 mem 1                | 1 1 1  |
|          |               | <- Low Offset -> <- High Offset ->               |        |

|          |            | Operation code                                |    |  |  |  |  |  |  |  |  |
|----------|------------|---|----|--|--|--|--|--|--|--|--|
| Mnemonic | Operands   | B1 B2 B3                                      |    |  |  |  |  |  |  |  |  |
|          |            | B4 B5   |    |  |  |  |  |  |  |  |  |
| ADDW     | AX, #word  | 0 0 1 0 1 1 0 1 <- Low Byte -> <- High Byte   | -> |  |  |  |  |  |  |  |  |
|          | AX, rp     | 1 0 0 0 1 0 0 0 0 0 0 1 P2 P1 0               |    |  |  |  |  |  |  |  |  |
|          | AX, saddrp | 0 0 0 1 1 1 0 1 <- Saddr-offset ->            |    |  |  |  |  |  |  |  |  |
|          | AX, sfrp   | 0 0 0 0 0 0 0 1 0 0 0 1 1 1 0 1 <- Sfr-offset | -> |  |  |  |  |  |  |  |  |
| SUBW     | AX, #word  | 0 0 1 0 1 1 1 0 <- Low Byte -> <- High Byte   | -> |  |  |  |  |  |  |  |  |
|          | AX, rp     | 1 0 0 0 1 0 1 0 0 0 0 0 1 P2 P1 0             |    |  |  |  |  |  |  |  |  |
|          | AX, saddrp | 0 0 0 1 1 1 1 0 <- Saddr-offset ->            |    |  |  |  |  |  |  |  |  |
|          | AX, sfrp   | 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 <- Sfr-offset | -> |  |  |  |  |  |  |  |  |
| CMPW     | AX, #word  | 0 0 1 0 1 1 1 1 <- Low Byte -> <- High Byte   | -> |  |  |  |  |  |  |  |  |
|          | AX, rp     | 1 0 0 0 1 1 1 1 0 0 0 0 1 P2 P1 0             |    |  |  |  |  |  |  |  |  |
|          | AX, saddrp | 0 0 0 1 1 1 1 1 <- Saddr-offset ->            |    |  |  |  |  |  |  |  |  |
|          | AX, sfrp   | 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 1 <- Sfr-offset | -> |  |  |  |  |  |  |  |  |

# (4) 16-bit operation instructions: ADDW, SUBW, CMPW

# (5) Multiplication/division instructions: MULU, DIVUW

|          | Operands | Operation code |  |    |  |  |  |  |  |  |
|----------|----------|----------------|--|----|--|--|--|--|--|--|
| Mnemonic |          | B1             | B2   | B3 |  |  |  |  |  |  |
|          |          | B4             | B5   |    |  |  |  |  |  |  |
| MULU     | r        | 00000101       | 0 0 0 0 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> |    |  |  |  |  |  |  |
| DIVUW    | r        | 00000101       | 0 0 0 1 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> |    |  |  |  |  |  |  |

|          |          | Operation code   |                    |    |  |  |  |  |  |  |  |
|----------|----------|--|--------------------|----|--|--|--|--|--|--|--|
| Mnemonic | Operands | B1   | B2                 | B3 |  |  |  |  |  |  |  |
|          |          | B4   | B5                 |    |  |  |  |  |  |  |  |
| INC      | r        | 1 1 0 0 0 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> |                    |    |  |  |  |  |  |  |  |
|          | saddr    | 0010 0110  | <- Saddr-offset -> |    |  |  |  |  |  |  |  |
| DEC      | r        | 1 1 0 0 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> |                    |    |  |  |  |  |  |  |  |
|          | saddr    | 0010 0111  | <- Saddr-offset -> |    |  |  |  |  |  |  |  |
| INCW     | rp       | 0 1 0 0 0 1 P <sub>1</sub> P <sub>0</sub>              |                    |    |  |  |  |  |  |  |  |
| DECW     | rp       | 0 1 0 0 1 1 P <sub>1</sub> P <sub>0</sub>              |                    |    |  |  |  |  |  |  |  |

# (6) Increment/decrement instructions: INC, DEC, INCW, DECW

## (7) Shift/rotate instructions: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

|                      |          |         | Operation code |                                   |             |                              |  |  |  |  |  |  |  |
|----------------------|----------|---------|----------------|-----------------------------------|-------------|------------------------------|--|--|--|--|--|--|--|
| Mnemonic             | Operands | B1      |                | В                                 | 2           | В3                           |  |  |  |  |  |  |  |
|                      |          | B4      | -              | В                                 | 5           |                              |  |  |  |  |  |  |  |
| ROR                  | r, n     | 0 0 1 1 | 0 0 0 0        | 0 1 N2 N1                         | N0 R2 R1 R0 |                              |  |  |  |  |  |  |  |
| ROL                  | r, n     | 0011    | 0 0 0 1        | 0 1 N2 N1                         | No R2 R1 R0 |                              |  |  |  |  |  |  |  |
| RORC                 | r, n     | 0011    | 0 0 0 0        | 0 0 N2 N1                         | N0 R2 R1 R0 |                              |  |  |  |  |  |  |  |
| ROLC                 | r, n     | 0 0 1 1 | 0 0 0 1        | 0 0 N2 N1                         | No R2 R1 R0 |                              |  |  |  |  |  |  |  |
| SHR                  | r, n     | 0 0 1 1 | 0 0 0 0        | 1 0 N2 N1                         | No R2 R1 R0 |                              |  |  |  |  |  |  |  |
| SHL                  | r. n     | 0 0 1 1 | 0 0 0 1        | 1 0 N2 N1                         | No R2 R1 R0 |                              |  |  |  |  |  |  |  |
| SHRW                 | rp, n    | 0 0 1 1 | 0 0 0 0        | 1 1 N <sub>2</sub> N <sub>1</sub> | No P2 P1 0  |                              |  |  |  |  |  |  |  |
| SHLW                 | rp, n    | 0 0 1 1 | 0 0 0 1        | 1 1 N2 N1                         | No P2 P1 0  |                              |  |  |  |  |  |  |  |
| ROR4Note             | mem1     | 0 0 0 0 | 0 1 0 1        | 1 0 0 0                           | 1 1 R1 0    |                              |  |  |  |  |  |  |  |
|                      | &mem1    | 0 0 0 0 | 0 0 0 1        | 0 0 0 0                           | 0 1 0 1     | 1 0 0 0 1 1 R <sub>1</sub> 0 |  |  |  |  |  |  |  |
| ROL4 <sup>Note</sup> | mem1     | 0 0 0 0 | 0 1 0 1        | 1 0 0 1                           | 1 1 R1 0    |                              |  |  |  |  |  |  |  |
|                      | &mem1    | 0 0 0 0 | 0 0 0 1        | 0 0 0 0                           | 0 1 0 1     | 1 0 0 1 1 1 R <sub>1</sub> 0 |  |  |  |  |  |  |  |

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

### (8) BCD adjustment instructions: ADJBA, ADJBS

| Mnemonic | Operands | Operation code  |    |    |  |  |  |  |  |
|----------|----------|-----------------|----|----|--|--|--|--|--|
|          |          | B1              | B2 | В3 |  |  |  |  |  |
|          |          | B4              | B5 |    |  |  |  |  |  |
| ADJBA    |          | 0 0 0 0 1 1 1 0 |    |    |  |  |  |  |  |
| ADJBS    |          | 0000 1111       |    |    |  |  |  |  |  |

## (9) Bit manipulation instructions: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1

|          |                |         | Operation code |   |                 |  |  |  |  |  |  |  |  |
|----------|----------------|---------|----------------|---|-----------------|--|--|--|--|--|--|--|--|
| Mnemonic | Operands       |         | B1             | B2  | B3              |  |  |  |  |  |  |  |  |
|          |                |         | B4             | B5  |                 |  |  |  |  |  |  |  |  |
| MOV1     | CY, saddr, bit | 0 0 0 0 | 1 0 0 0        | 0 0 0 0 0 B2 B1 B0 <-                                     | Saddr-offset -> |  |  |  |  |  |  |  |  |
|          | CY, sfr.bit    | 0 0 0 0 | 1 0 0 0        | 0 0 0 0 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> <  | Sfr-offset ->   |  |  |  |  |  |  |  |  |
|          | CY, A.bit      | 0 0 0 0 | 0 0 1 1        | 0 0 0 0 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>    |                 |  |  |  |  |  |  |  |  |
|          | CY, X.bit      | 0 0 0 0 | 0 0 1 1        | 0 0 0 0 0 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | CY, PSW.bit    | 0 0 0 0 | 0 0 1 0        | 0 0 0 0 0 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | saddr.bit, CY  | 0 0 0 0 | 1 0 0 0        | 0 0 0 1 0 B2 B1 B0 <-                                     | Saddr-offset -> |  |  |  |  |  |  |  |  |
|          | sfr.bit, CY    | 0 0 0 0 | 1 0 0 0        | 0 0 0 1 1 B2 B1 B0 <-                                     | Sfr-offset ->   |  |  |  |  |  |  |  |  |
|          | A.bit, CY      | 0 0 0 0 | 0011           | 0 0 0 1 1 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | X.bit, CY      | 0 0 0 0 | 0011           | 0 0 0 1 0 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | PSW.bit, CY    | 0 0 0 0 | 0 0 1 0        | 0 0 0 1 0 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
| AND1     | CY, saddr.bit  | 0 0 0 0 | 1 0 0 0        | 0 0 1 0 0 B2 B1 B0 <-                                     | Saddr-offset -> |  |  |  |  |  |  |  |  |
|          | CY, /saddr.bit | 0 0 0 0 | 1 0 0 0        | 0 0 1 1 0 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> <- | Saddr-offset -> |  |  |  |  |  |  |  |  |
|          | CY, sfr.bit    | 0 0 0 0 | 1 0 0 0        | 0 0 1 0 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> <  | Sfr-offset ->   |  |  |  |  |  |  |  |  |
|          | CY, /sfr.bit   | 0 0 0 0 | 1 0 0 0        | 0 0 1 1 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> <- | Sfr-offset ->   |  |  |  |  |  |  |  |  |
|          | CY, A.bit      | 0 0 0 0 | 0 0 1 1        | 0 0 1 0 1 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | CY, /A.bit     | 0 0 0 0 | 0011           | 0 0 1 1 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>    |                 |  |  |  |  |  |  |  |  |
|          | CY, X.bit      | 0 0 0 0 | 0011           | 0 0 1 0 0 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | CY, /X.bit     | 0 0 0 0 | 0011           | 0 0 1 1 0 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>    |                 |  |  |  |  |  |  |  |  |
|          | CY, PSW.bit    | 0 0 0 0 | 0 0 1 0        | 0 0 1 0 0 B2 B1 B0  |                 |  |  |  |  |  |  |  |  |
|          | CY, /PSW.bit   | 0 0 0 0 | 0 0 1 0        | 0 0 1 1 0 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>    |                 |  |  |  |  |  |  |  |  |

|          |                | Operation code |          |     |      |  |                 |    |  |  |  |  |
|----------|----------------|----------------|----------|-----|------|--|-----------------|----|--|--|--|--|
| Mnemonic | Operands       | B1             |          |     |      | B2   | В3              |    |  |  |  |  |
|          |                | B4             |          |     |      | B5   |                 |    |  |  |  |  |
| OR1      | CY, saddr.bit  | 000010         | 0 0 0    | 0 1 | 0 0  | 0 B2 B1 B0                                     | <- Saddr-offset | -> |  |  |  |  |
|          | CY, /saddr.bit | 000010         | 0 0 0    | 0 1 | 0 1  | 0 B2 B1 B0                                     | <- Saddr-offset | -> |  |  |  |  |
|          | CY, sfr.bit    | 000010         | 0 0 0    | 0 1 | 0 0  | 1 B2 B1 B0                                     | <- Sfr-offset   | -> |  |  |  |  |
|          | CY, /sfr.bit   | 000010         | 0 0 0    | 0 1 | 0 1  | 1 B2 B1 B0                                     | <- Sfr-offset   | -> |  |  |  |  |
|          | CY, A.bit      | 000000         | 0 1 1    | 0 1 | 0 0  | 1 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, /A.bit     | 000000         | 0 1 1    | 0 1 | 0 1  | 1 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, X.bit      | 000000         | 0 1 1    | 0 1 | 0 0  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, /X.bit     | 000000         | 0 1 1    | 0 1 | 0 1  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, PSW.bit    | 000000         | 0 1 0    | 0 1 | 0 0  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, /PSW.bit   | 000000         | 0 1 0    | 0 1 | 0 1  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
| XOR1     | CY, saddr.bit  | 0000 10        | 0 0 0    | 0 1 | 1 0  | 0 B2 B1 B0                                     | <- Saddr-offset | -> |  |  |  |  |
|          | CY, sfr.bit    | 000010         | 0 0 0    | 0 1 | 1 0  | 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> | <- Sfr-offset   | -> |  |  |  |  |
|          | CY, A.bit      | 000000         | 0 1 1    | 0 1 | 1 0  | 1 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, X.bit      | 000000         | 0 1 1    | 0 1 | 1 0  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY, PSW.bit    | 000000         | 0 1 0    | 0 1 | 1 0  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
| SET1     | saddr.bit      | 1011 OE        | B2 B1 B0 | <-  | Sadd | r-offset ->                                    |                 |    |  |  |  |  |
|          | sfr.bit        | 000010         | 0 0 0    | 1 0 | 0 0  | 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> | <- Sfr-offset   | -> |  |  |  |  |
|          | A.bit          | 000000         | 0 1 1    | 1 0 | 0 0  | 1 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | X.bit          | 000000         | 0 1 1    | 1 0 | 0 0  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | PSW.bit        | 000000         | 0 1 0    | 1 0 | 0 0  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY             | 010000         | 0 0 1    |     |      |  |                 |    |  |  |  |  |
| CLR1     | saddr.bit      | 1010 OE        | 32 B1 B0 | <-  | Sadd | r-offset ->                                    |                 |    |  |  |  |  |
|          | sfr.bit        | 000010         | 0 0 0    | 1 0 | 0 1  | 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> | <- Sfr-offset   | -> |  |  |  |  |
|          | A.bit          | 000000         | 0 1 1    | 1 0 | 0 1  | 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> |                 |    |  |  |  |  |
|          | X.bit          | 000000         | 0 1 1    | 1 0 | 0 1  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | PSW.bit        | 000000         | 0 1 0    | 1 0 | 0 1  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY             | 010000         | 0 0 0    |     |      |  |                 |    |  |  |  |  |
| NOT1     | saddr.bit      | 000010         | 0 0 0    | 0 1 | 1 1  | 0 B2 B1 B0                                     | <- Saddr-offset | -> |  |  |  |  |
|          | sfr.bit        | 000010         | 0 0 0    | 0 1 | 1 1  | 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> | <- Sfr-offset   | -> |  |  |  |  |
|          | A.bit          | 000000         | 0 1 1    | 0 1 | 1 1  | 1 B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> |                 |    |  |  |  |  |
|          | X.bit          | 000000         | 0 1 1    | 0 1 | 1 1  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | PSW.bit        | 000000         | 0 1 0    | 0 1 | 1 1  | 0 B2 B1 B0                                     |                 |    |  |  |  |  |
|          | CY             | 010000         | 0 1 0    |     |      |  |                 |    |  |  |  |  |

|          |          | Operation code |     |         |           |               |    |  |  |  |  |
|----------|----------|----------------|-----|---------|-----------|---------------|----|--|--|--|--|
| Mnemonic | Operands | B1             |     | E       | 32        | B3            |    |  |  |  |  |
|          |          | B4             |     | E       | 35        |               |    |  |  |  |  |
| CALL     | !addr16  | 0010 10        | 0 0 | <- Low  | Addr>     | <- High Addr. | -> |  |  |  |  |
|          | rp       | 000001         | 0 1 | 0 1 0 1 | 1 P2 P1 0 |               |    |  |  |  |  |
| CALLF    | !addr11  | 1 0 0 1 0<-    |     | fa      | ->        |               |    |  |  |  |  |
| CALLT    | [addr5]  | 1 1 1<- ta     | ->  |         |           |               |    |  |  |  |  |
| BRK      |          | 0101 11        | 1 0 |         |           |               |    |  |  |  |  |
| RET      |          | 010101         | 1 0 |         |           |               |    |  |  |  |  |
| RETI     |          | 010101         | 1 1 |         |           |               |    |  |  |  |  |
| RETB     |          | 0101 11        | 1 1 |         |           |               |    |  |  |  |  |

# (10) Call/return instructions: CALL, CALLF, CALLT, BRK, RET, RETI, RETB

# (11) Stack manipulation instructions: PUSH, POP, MOVW, INCW, DECW

|          |           |              |         |     | Ope | eration c | ode | Э |    |             |    |
|----------|-----------|--------------|---------|-----|-----|-----------|-----|---|----|-------------|----|
| Mnemonic | Operands  | B1           |         |     |     | B2        |     |   |    | В3          |    |
|          |           | B4           |         |     |     | B5        |     |   |    |             |    |
| PUSH     | rp        | 0011 11      | 1 P1 P0 |     |     |           |     |   |    |             |    |
|          | PSW       | 0 1 0 0 1 0  | 0 0 1   |     |     |           |     |   |    |             |    |
|          | sfr       | 001010       | 0 1     | <-  | :   | Sfr-offse | t   |   | -> |             |    |
| РОР      | rp        | 001101       | 1 P1 P0 |     |     |           |     |   |    |             |    |
|          | PSW       | 0 1 0 0 1 0  | 0 0 0   |     |     |           |     |   |    |             |    |
|          | sfr       | 0 1 0 0 0 0  | ) 1 1   | <-  | ;   | Sfr-offse | t   |   | -> |             |    |
| MOVW     | SP, #word | 0 0 0 0 1 0  | ) 1 1   | 1 1 | 1   | 1 1       | 1   | 0 | 0  | <- Low Byte | -> |
|          |           | <- High Byte | ->      |     |     |           |     |   |    |             |    |
|          | SP, AX    | 0 0 0 1 0 0  | 0 1 1   | 1 1 | 1   | 1 1       | 1   | 0 | 0  |             |    |
|          | AX, SP    | 0 0 0 1 0 0  | 0 0 1   | 1 1 | 1   | 1 1       | 1   | 0 | 0  |             |    |
| INCW     | SP        | 000001       | 101     | 1 1 | 0   | 0 1       | 0   | 0 | 0  |             |    |
| DECW     | SP        | 000001       | 101     | 1 1 | 0   | 0 1       | 0   | 0 | 1  |             |    |

## (12) Unconditional branch instructions: BR

|          |          |         |         | Operation code                            |               |
|----------|----------|---------|---------|---|---------------|
| Mnemonic | Operands | В       | 1       | B2  | B3            |
|          |          | В       | 4       | B5  |               |
| BR       | !addr16  | 0 0 1 0 | 1 1 0 0 | <- Low Addr>                              | <- High Addr> |
|          | rp       | 0 0 0 0 | 0 1 0 1 | 0 1 0 0 1 P <sub>2</sub> P <sub>1</sub> 0 |               |
|          | \$addr16 | 0 0 0 1 | 0 1 0 0 | <- jdisp ->                               |               |

## (13) Conditional branch instructions: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BT, BF, BTCLR, DBNZ

|          |                     |    |   |   |      |    |    |    |    |    |   | Op | erati | on c  | ode | ;                     |    |              |    |
|----------|---------------------|----|---|---|------|----|----|----|----|----|---|----|-------|-------|-----|-----------------------|----|--------------|----|
| Mnemonic | Operands            |    |   |   | B1   | I  |    |    |    |    |   |    | E     | 32    |     |                       |    | B3           |    |
|          |                     |    |   |   | B4   | 1  |    |    |    |    |   |    | E     | 35    |     |                       |    |              |    |
| вс       | - \$addr16          | 1  | 0 | 0 | 0    | 0  | 0  | 1  | 1  | <- |   |    | id    | isp   |     |                       |    |              |    |
| BL       | - şadurro           |    | 0 | 0 | 0    | 0  | 0  | I  | I  | <- |   |    | Ju    | isp   |     | ->                    |    |              |    |
| BNC      | - \$addr16          | 1  | 0 | 0 | 0    | 0  | 0  | 1  | 0  | <- |   |    | id    | isp   |     |                       |    |              |    |
| BNL      | şaddiro             |    | 0 | 0 | 0    | 0  | 0  | I  | 0  | <- |   |    | Ju    | isp   |     | ->                    |    |              |    |
| BZ       | - \$addr16          | 1  | 0 | 0 | 0    | 0  | 0  | 0  | 1  | <- |   |    | id    | isp   |     | _`                    |    |              |    |
| BE       | şaddiro             | '  | 0 | 0 | 0    | 0  | 0  | 0  | I  |    |   |    | Ju    | ıзр   |     | ->                    |    |              |    |
| BNZ      | - \$addr16          | 1  | 0 | 0 | 0    | 0  | 0  | 0  | 0  | <- |   |    | id    | isp   |     |                       |    |              |    |
| BNE      |                     |    | 0 | 0 | 0    | 0  | 0  | 0  | 0  | <- |   |    | Ju    | isp   |     | ->                    |    |              |    |
| вт       | saddr.bit, \$addr16 | 0  | 1 | 1 | 1    | 0  | B2 | B1 | Bo | <- |   | S  | addı  | -offs | et  | ->                    | <- | jdisp        | -> |
|          | sfr.bit, \$addr16   | 0  | 0 | 0 | 0    | 1  | 0  | 0  | 0  | 1  | 0 | 1  | 1     | 1     | B2  | B1 B0                 | <- | Sfr-offset   | -> |
|          |                     | <- |   |   | jdis | ър |    |    | -> |    |   |    |       |       |     |                       |    |              |    |
|          | A.bit, \$addr16     | 0  | 0 | 0 | 0    | 0  | 0  | 1  | 1  | 1  | 0 | 1  | 1     | 1     | B2  | B1 B0                 | <- | jdisp        | -> |
|          | X.bit, \$addr16     | 0  | 0 | 0 | 0    | 0  | 0  | 1  | 1  | 1  | 0 | 1  | 1     | 0     | B2  | B1 B0                 | <- | jdisp        | -> |
|          | PSW.bit, \$addr16   | 0  | 0 | 0 | 0    | 0  | 0  | 1  | 0  | 1  | 0 | 1  | 1     | 0     | B2  | B1 B0                 | <- | jdisp        | -> |
| BF       | saddr.bit, \$addr16 | 0  | 0 | 0 | 0    | 1  | 0  | 0  | 0  | 1  | 0 | 1  | 0     | 0     | B2  | B1 B0                 | <- | Saddr-offset | -> |
|          |                     | <- |   |   | jdis | ър |    |    | -> |    |   |    |       |       |     |                       |    |              |    |
|          | sfr.bit, \$addr16   | 0  | 0 | 0 | 0    | 1  | 0  | 0  | 0  | 1  | 0 | 1  | 0     | 1     | B2  | B1 B0                 | <- | Sfr-offset   | -> |
|          |                     | <- |   |   | jdis | ър |    |    | -> |    |   |    |       |       |     |                       |    |              |    |
|          | A.bit, \$addr16     | 0  | 0 | 0 | 0    | 0  | 0  | 1  | 1  | 1  | 0 | 1  | 0     | 1     | B2  | B1 B0                 | <- | jdisp        | -> |
|          | X.bit, \$addr16     | 0  | 0 | 0 | 0    | 0  | 0  | 1  | 1  | 1  | 0 | 1  | 0     | 0     | B2  | <b>B</b> 1 <b>B</b> 0 | <- | jdisp        | -> |
|          | PSW.bit, \$addr16   | 0  | 0 | 0 | 0    | 0  | 0  | 1  | 0  | 1  | 0 | 1  | 0     | 0     | B2  | B1 B0                 | <- | jdisp        | -> |

|          |                     |     |   |      |    |   |   |    |    |   | Ор | era | tion c  | ode | ;     |    |              |    |
|----------|---------------------|-----|---|------|----|---|---|----|----|---|----|-----|---------|-----|-------|----|--------------|----|
| Mnemonic | Operands            |     |   | B    | 1  |   |   |    |    |   |    |     | B2      |     |       |    | B3           |    |
|          |                     |     |   | B4   | 1  |   |   |    |    |   |    |     | B5      |     |       |    |              |    |
| BTCLR    | saddr.bit, \$addr16 | 0 0 | 0 | 0    | 1  | 0 | 0 | 0  | 1  | 1 | 0  | 1   | 0       | B2  | B1 B0 | <- | Saddr-offset | -> |
|          |                     | <-  |   | jdis | sp |   |   | -> |    |   |    |     |         |     |       |    |              |    |
|          | sfr.bit, \$addr16   | 0 0 | 0 | 0    | 1  | 0 | 0 | 0  | 1  | 1 | 0  | 1   | 1       | B2  | B1 B0 | <- | Sfr-offset   | -> |
|          |                     | <-  |   | jdis | sp |   |   | -> |    |   |    |     |         |     |       |    |              |    |
|          | A.bit, \$addr16     | 0 0 | 0 | 0    | 0  | 0 | 1 | 1  | 1  | 1 | 0  | 1   | 1       | B2  | B1 B0 | <- | jdisp        | -> |
|          | X.bit, \$addr16     | 0 0 | 0 | 0    | 0  | 0 | 1 | 1  | 1  | 1 | 0  | 1   | 0       | B2  | B1 B0 | <- | jdisp        | -> |
|          | PSW.bit, \$addr16   | 0 0 | 0 | 0    | 0  | 0 | 1 | 0  | 1  | 1 | 0  | 1   | 0       | B2  | B1 B0 | <- | jdisp        | -> |
| DBNZ     | r1, \$addr16        | 0 0 | 1 | 1    | 0  | 0 | 1 | R٥ | <- |   |    | j   | disp    |     | ->    |    |              |    |
|          | saddr, \$addr16     | 0 0 | 1 | 1    | 1  | 0 | 1 | 1  | <- |   | S  | ado | dr-offs | et  | ->    | <- | jdisp        | -> |

# (14) CPU control instructions: MOV, SEL, NOP, EI, DI

|          |             | Operation code |   |    |     |   |   |    |   |   |   |   |    |   |   |   |    |    |      |  |    |
|----------|-------------|----------------|---|----|-----|---|---|----|---|---|---|---|----|---|---|---|----|----|------|--|----|
| Mnemonic | Operands    |                |   | В  | 1   |   |   |    |   |   |   |   | B2 |   |   |   |    |    | B3   |  |    |
|          |             |                |   | В  | 4   |   |   |    |   |   |   |   | B5 |   |   |   |    |    |      |  |    |
| MOV      | STBC, #byte | 0 0            | 0 | 0  | 1   | 0 | 0 | 1  | 1 | 1 | 0 | 0 |    | 0 | 0 | 0 | 0  | <- | Data |  | -> |
|          |             | <-             |   | Da | ata |   |   | -> |   |   |   |   |    |   |   |   |    |    |      |  |    |
| SEL      | RBn         | 0 0            | 0 | 0  | 0   | 1 | 0 | 1  | 1 | 0 | 1 | 0 |    | 1 | 0 | N | No |    |      |  |    |
| NOP      |             | 0 0            | 0 | 0  | 0   | 0 | 0 | 0  |   |   |   |   |    |   |   |   |    |    |      |  |    |
| EI       |             | 0 1            | 0 | 0  | 1   | 0 | 1 | 1  |   |   |   |   |    |   |   |   |    |    |      |  |    |
| DI       |             | 0 1            | 0 | 0  | 1   | 0 | 1 | 0  |   |   |   |   |    |   |   |   |    |    |      |  |    |

### 7.3 INSTRUCTION CLOCK CYCLES

#### 7.3.1 Clock Cycles Column

This column outlines the number of clock cycles in instruction execution. One clock cycle is  $1/f_{CLK}$  (167 ns when  $f_{CLK} = 6$  MHz).

#### (1) Clock field classification

The number of instruction clock cycles varies according to the instruction fetch method and the memory accessed or branched to by the instruction.

#### <1> Instruction fetch method

| • For internal ROM high-speed fetch : | Shows the number of clock cycles when an internal ROM                                  |
|---------------------------------------|--|
|                                       | program is executed with MM register IFCH = 1.   |
|                                       | When IFCH = 0, same as for external ROM fetch.   |
| • For external ROM fetch :            | Shows the number of clock cycles in execution using exter-<br>nal programmable memory. |

<2> Memory area accessed or branched to by instruction

- Internal ROM: Internal ROM fetch
- IRAM : Access to internal dual-port RAM (0FE00H to 0FEFFH)
- SFR : Special function register access
- PRAM : Access to non-IRAM area of internal RAM
- EMEM : External memory access

#### (2) Use of n in clock cycles column

n in the clock cycles column of a shift/rotate instruction indicates the number of bits shifted.

### (3) Use of "/" in clock cycles column

• "/": a/b -> a or b

## 7.3.2 List of Clock Cycles

# (1) 8-bit data transfer instructions: MOV, XCH

|          |               |       | Clock cycles    |         |         |         |         |                 |         |         |         |      |  |  |  |  |
|----------|---------------|-------|-----------------|---------|---------|---------|---------|-----------------|---------|---------|---------|------|--|--|--|--|
| Mnemonic | Operands      | Bytes | Inter           | nal RO  | M high- | speed   | fetch   |                 | Exterr  | nal ROM | 1 fetch |      |  |  |  |  |
|          |               |       | Internal<br>ROM | IRAM    | PRAM    | SFR     | ЕМЕМ    | Internal<br>ROM | IRAM    | PRAM    | SFR     | EMEM |  |  |  |  |
| MOV      | r, #byte      | 2     |                 | 2       |         |         |         |                 | 6       |         |         |      |  |  |  |  |
|          | saddr, #byte  | 3     |                 | 3       |         | 5       |         |                 | 9       |         | 9       |      |  |  |  |  |
|          | sfr, #byte    | 3     |                 |         |         | 5       | 5       |                 |         |         | 3       | 12   |  |  |  |  |
|          | r, r'         | 2     |                 |         |         |         |         |                 | 6       |         |         |      |  |  |  |  |
|          | A, r          | 1     |                 | 2       |         |         |         |                 | 3       |         |         | _    |  |  |  |  |
|          | A, saddr      | 2     |                 |         |         | 4       |         |                 | 6       |         | 6       |      |  |  |  |  |
| -        | saddr, A      | 2     |                 | 3       |         | 5       |         |                 |         |         | 8       |      |  |  |  |  |
|          | saddr, saddr' | 3     |                 | 3Note 1 | _       | 7Note 2 |         |                 | 9Note1  |         |         |      |  |  |  |  |
|          | A, sfr        | 2     |                 | _       |         | 4       | 4       |                 | _       |         | 6       | 9    |  |  |  |  |
|          | sfr, A        | 2     |                 |         |         | 5       | 5       |                 |         |         |         |      |  |  |  |  |
|          | A, mem        | 1-4   |                 |         |         |         |         |                 |         |         |         |      |  |  |  |  |
|          | A,&mem        | 2-5   |                 |         | See     | a Table | 7-6 (1/ | 4, 2/4)         | for det | ails    |         |      |  |  |  |  |
|          | mem, A        | 1-4   |                 |         | 000     | Tuble   |         | -, -,-,         |         | uno.    |         |      |  |  |  |  |
|          | &mem, A       | 2-5   |                 |         |         |         |         |                 |         |         |         | 1    |  |  |  |  |
|          | A, !addr16    | 4     | 7               | 6       | 8       | 8       | 8       | 15              | 14      | 16      |         | 16   |  |  |  |  |
|          | A,&!addr16    | 5     | 9               | 8       | 10      | 10      | 10      | 18              | 17      | 19      |         | 19   |  |  |  |  |
|          | !addr16, A    | 4     |                 | 6       | 8       | 8       | 8       |                 | 14      | 16      |         | 17   |  |  |  |  |
|          | &!addr16, A   | 5     |                 | 8       | 10      | 10      | 10      |                 | 17      | 19      |         | 20   |  |  |  |  |
|          | PSW, #byte    | 3     | _               |         |         | 5       |         | _               |         |         | 9       |      |  |  |  |  |
|          | PSW, A        | 2     |                 | -       | _       |         |         |                 | _       | -       | 6       | -    |  |  |  |  |
|          | A, PSW        | 2     |                 |         |         | 4       |         |                 |         |         |         |      |  |  |  |  |

(Continued)

Notes 1. IRAM for both saddr and saddr'

2. SFR for both saddr and saddr'

|          |                |       |                 |         |         |          | Clock    | cycles          |                    |      |     |      |  |  |
|----------|----------------|-------|-----------------|---------|---------|----------|----------|-----------------|--------------------|------|-----|------|--|--|
| Mnemonic | Operands       | Bytes | Inter           | nal RO  | M high- | speed    | fetch    |                 | External ROM fetch |      |     |      |  |  |
|          |                |       | Internal<br>ROM | IRAM    | PRAM    | SFR      | EMEM     | Internal<br>ROM | IRAM               | PRAM | SFR | EMEM |  |  |
| ХСН      | A, r           | 1     |                 | 4       |         |          |          |                 | 4                  |      |     |      |  |  |
|          | r, r'          | 2     |                 | 3       |         |          |          |                 | 6                  |      | _   | _    |  |  |
|          | A, mem         | 2-4   |                 |         | 500     | Tabla -  | 7 6 (2)4 | ) for do        | toilo              |      |     |      |  |  |
|          | A, &mem        | 3-5   |                 |         | 366     |          | 7-6 (3/4 |                 | lalls.             |      |     |      |  |  |
|          | A, saddr       | 2     |                 | 4       |         | 8        |          |                 | 6                  |      |     | _    |  |  |
|          | A, sfr         | 3     | _               | _       | _       | 10       | 10       | _               |                    | _    | 13  |      |  |  |
|          | saddr, saddr'' | 3     |                 | 6Note 1 |         | 14Note 2 |          |                 | 10 <b>Note 1</b>   |      |     | _    |  |  |

### Notes 1. IRAM for both saddr and saddr'

2. SFR for both saddr and saddr'

#### (2) 16-bit data transfer instructions: MOVW

|          |                      |       | Clock cycles    |        |         |       |       |                 |        |         |         |       |  |  |  |  |
|----------|----------------------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|---------|---------|-------|--|--|--|--|
| Mnemonic | Operands             | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Extern | nal ROM | 1 fetch | fetch |  |  |  |  |
|          |                      |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | ЕМЕМ  | Internal<br>ROM | IRAM   | PRAM    | SFR     | ЕМЕМ  |  |  |  |  |
| MOVW     | rp, #word            | 3     |                 | 3      |         | _     |       |                 | 9      |         |         |       |  |  |  |  |
|          | saddrp, #word        | 4     |                 | 4      |         | 8     |       |                 | 12     |         | 12      | ]     |  |  |  |  |
|          | sfrp, #word          | 4     |                 | _      |         | 0     |       |                 |        |         | 12      |       |  |  |  |  |
|          | rp, rp'              | 2     |                 | 4      |         |       |       |                 | 6      |         |         | ]     |  |  |  |  |
|          | AX, saddrp           | 2     |                 | 6      |         | 10    |       |                 | 8      |         |         |       |  |  |  |  |
|          | saddrp, AX           | 2     |                 | 5      |         | 9     |       |                 | 7      |         | 12      |       |  |  |  |  |
|          | AX, sfrp             | 2     |                 |        |         | 10    |       |                 |        |         | 12      |       |  |  |  |  |
|          | sfrp, AX             | 2     |                 |        |         | 9     |       |                 | _      |         |         |       |  |  |  |  |
|          | AX, mem1             | 2     | 11              | 9      | 13      | 13    | 13    | 14              | 12     | 16      | 10      | 16    |  |  |  |  |
|          | AX, &mem1            | 3     | 13              | 11     | 15      | 15    | 15    | 17              | 15     | 19      | 19      | 19    |  |  |  |  |
|          | mem1, AX <b>Note</b> | 2     |                 | 8      | 12      | 12    | 12    |                 | 11     | 15      | 15      | 15    |  |  |  |  |
|          | &mem1, AXNote        | 3     |                 | 10     | 14      | 14    | 14    |                 | 14     | 18      | 18      | 18    |  |  |  |  |

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

## (3) 8-bit operation instructions: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP

|          |               |       | Clock cycles    |         |                                  |                    |             |                 |         |         |          |      |  |  |  |
|----------|---------------|-------|-----------------|---------|----------------------------------|--------------------|-------------|-----------------|---------|---------|----------|------|--|--|--|
| Mnemonic | Operands      | Bytes | Inter           | nal RO  | M high-                          | speed              | fetch       |                 | Exterr  | nal RON | /I fetch |      |  |  |  |
|          |               |       | Internal<br>ROM | IRAM    | PRAM                             | SFR                | EMEM        | Internal<br>ROM | IRAM    | PRAM    | SFR      | EMEN |  |  |  |
| ADD      | A, #byte      | 2     |                 | 2       |                                  |                    |             |                 | 6       | _       |          |      |  |  |  |
|          | saddr, #byte  | 3     |                 | 4       |                                  | 8                  |             |                 | 9       |         | 11       |      |  |  |  |
|          | sfr, #byte    | 4     |                 | _       |                                  | 10                 | 10          |                 | _       |         | 14       | 18   |  |  |  |
|          | r, r'         | 2     | _               | 3       | _                                | _                  |             | _               | 7       | _       | _        |      |  |  |  |
|          | A, saddr      | 2     |                 | 3       |                                  | 5                  |             |                 | 6       |         | 7        |      |  |  |  |
|          | A, sfr        | 3     |                 | _       |                                  | 7                  | 7           |                 |         |         | 10       | 11   |  |  |  |
|          | saddr, saddr' | 3     |                 | 4Note 1 |                                  | 10Note 2           | _           |                 | 9Note 1 |         | 11Note 2 | _    |  |  |  |
|          | A, mem        | 2-4   |                 | ·       | Soo                              | Tabla -            | 7 6 ( 4 1 4 | ) for de        | toilo   |         |          |      |  |  |  |
|          | A, &mem       | 3-5   |                 |         | 366                              |                    | -0 (4/4     |                 | italis. |         |          |      |  |  |  |
| ADDC     | A, #byte      | 2     |                 | 2       |                                  | _                  |             |                 | 6       |         | _        |      |  |  |  |
| -        | saddr, #byte  | 3     |                 | 4       |                                  | 8                  |             |                 | 9       | -       | 11       |      |  |  |  |
|          | sfr, #byte    | 4     |                 | _       |                                  | 10                 | 10          |                 |         |         | 14       | 18   |  |  |  |
|          | r, r'         | 2     |                 | 3       |                                  |                    |             |                 | 7       | ] —     |          |      |  |  |  |
|          | A, saddr      | 2     |                 | 3       |                                  | 5                  |             |                 | 6       |         | 7        |      |  |  |  |
|          | A, sfr        | 3     |                 | _       |                                  | 7                  | 7           |                 |         |         | 10       | 11   |  |  |  |
|          | saddr, saddr' | 3     |                 | 4Note 1 |                                  | 10Note 2           | _           |                 | 9Note 1 |         | 11Note 2 | _    |  |  |  |
|          | A, mem        | 2-4   |                 |         | Soo                              | Tabla <sup>-</sup> | 7 6 ( 4 1 4 | ) for de        |         |         |          |      |  |  |  |
|          | A, &mem       | 3-5   |                 |         | 566                              | Table              | -0 (4/4     | ) 101 de        | alls.   |         |          |      |  |  |  |
| SUB      | A, #byte      | 2     |                 | 2       |                                  | _                  |             |                 | 6       |         | _        |      |  |  |  |
|          | saddr, #byte  | 3     |                 | 4       |                                  | 8                  |             |                 | 9       |         | 11       |      |  |  |  |
|          | sfr, #byte    | 4     |                 | _       |                                  | 10                 | 10          |                 | _       |         | 14       | 18   |  |  |  |
|          | r, r'         | 2     | _               | 2       |                                  | _                  |             | _               | 7       | _       | _        |      |  |  |  |
|          | A, saddr      | 2     |                 | 3       |                                  | 5                  |             |                 | 6       | ]       | 7        |      |  |  |  |
|          | A, sfr        | 3     |                 | _       |                                  | 7                  | 7           |                 | _       | ]       | 10       | 11   |  |  |  |
|          | saddr, saddr' | 3     |                 | 4Note 1 |                                  | 10Note 2           | _           |                 | 9Note 1 | ]       | 11Note 2 | _    |  |  |  |
|          | A, mem        | 2-4   |                 |         | See Table 7-6 (4/4) for details. |                    |             |                 |         |         |          |      |  |  |  |
|          | A, &mem       | 3-5   |                 |         | 966                              | iapie              | -o (4/4     | ) for de        | aans.   |         |          |      |  |  |  |

(Continued)

Notes 1. IRAM for both saddr and saddr'

2. SFR for both saddr and saddr'
|          |               |       |                 |         |         |                  | Clock     | cycles          |         |        |          |      |
|----------|---------------|-------|-----------------|---------|---------|------------------|-----------|-----------------|---------|--------|----------|------|
| Mnemonic | Operands      | Bytes | Inter           | nal RO  | M high- | speed            | fetch     |                 | Exterr  | al RON | /I fetch |      |
|          |               |       | Internal<br>ROM | IRAM    | PRAM    | SFR              | EMEM      | Internal<br>ROM | IRAM    | PRAM   | SFR      | EMEM |
| SUBC     | A, #byte      | 2     |                 | 2       |         |                  |           |                 | 6       |        |          |      |
|          | saddr, #byte  | 3     |                 | 4       |         | 8                |           |                 | 9       |        | 11       |      |
|          | sfr, #byte    | 4     |                 | _       |         | 10               | 10        |                 |         |        | 14       | 18   |
|          | r, r'         | 2     | _               | 2       | _       |                  |           | _               | 7       | _      | _        |      |
|          | A, saddr      | 2     |                 | 3       |         | 5                |           |                 | 6       |        | 7        |      |
|          | A, sfr        | 3     | ]               | _       |         | 7                | 7         |                 |         |        | 10       | 11   |
|          | saddr, saddr' | 3     |                 | 4Note 1 |         | 10Note 2         | _         |                 | 9Note 1 |        | 11Note 2 | _    |
|          | A, mem        | 2-4   |                 |         | 500     | Tabla 3          | 7 6 ( )   | ) for de        | toilo   |        |          |      |
|          | A, &mem       | 3-5   |                 |         | See     | Table 7          | -0 (4/4   | ) 101 de        | etans.  |        |          |      |
| AND      | A, #byte      | 2     |                 | 2       |         |                  |           |                 | 6       |        | _        |      |
|          | saddr, #byte  | 3     |                 | 4       |         | 8                |           |                 | 9       |        | 11       |      |
|          | sfr, #byte    | 4     |                 | _       |         | 10               | 10        |                 |         |        | 14       | 18   |
|          | r, r'         | 2     |                 | 3       |         |                  |           | _               | 7       | _      | _        |      |
|          | A, saddr      | 2     |                 | 5       |         | 5                |           |                 | 6       |        | 7        |      |
|          | A, sfr        | 3     |                 |         |         | 7                | 7         |                 |         |        | 10       | 11   |
|          | saddr, saddr' | 3     |                 | 4Note 1 |         | 10Note 2         | _         |                 | 9Note 1 |        | 11Note 2 | _    |
|          | A, mem        | 2-4   |                 |         | 500     | Table 7          | 7 6 ( )   | ) for de        | toile   |        |          |      |
|          | A, &mem       | 3-5   |                 |         | 366     |                  | -0 (4/4   |                 | italis. |        |          |      |
| OR       | A, #byte      | 2     |                 | 2       |         |                  |           |                 | 6       |        | _        |      |
|          | saddr, #byte  | 3     |                 | 4       |         | 8                |           |                 | 9       |        | 11       |      |
|          | sfr, #byte    | 4     |                 | _       |         | 10               | 10        |                 | _       |        | 14       | 18   |
|          | r, r'         | 2     | _               | 2       |         | _                |           | _               | 7       | _      | _        |      |
| _        | A, saddr      | 2     |                 | 3       |         | 5                |           |                 | 6       |        | 7        |      |
|          | A, sfr        | 3     | 4               |         |         | 7                | 7         |                 |         |        | 10       | 11   |
|          | saddr, saddr' | 3     |                 | 4Note 1 |         | 10 <b>Note 2</b> |           |                 | 9Note 1 |        | 11Note 2 |      |
|          | A, mem        | 2-4   |                 |         | Sac     | Table -          | 7 6 / 4/4 | ) for d-        | toile   | -      |          |      |
|          | A, &mem       | 3-5   |                 |         | 566     | Table 7          | -0 (4/4   | JIOLOE          | ndli5.  |        |          |      |

(Continued)

Notes 1. IRAM for both saddr and saddr'

2. SFR for both saddr and saddr'

|          |               |       |                                  |                                  |         |          | Clock   | cycles          |         |         |          |      |
|----------|---------------|-------|----------------------------------|----------------------------------|---------|----------|---------|-----------------|---------|---------|----------|------|
| Mnemonic | Operands      | Bytes | Inter                            | nal RO                           | M high- | speed    | fetch   |                 | Exterr  | nal RON | /I fetch |      |
|          |               |       | Internal<br>ROM                  | IRAM                             | PRAM    | SFR      | EMEM    | Internal<br>ROM | IRAM    | PRAM    | SFR      | ЕМЕМ |
| XOR      | A, #byte      | 2     |                                  | 2                                |         |          |         |                 | 6       |         |          |      |
|          | saddr, #byte  | 3     |                                  | 4                                |         | 8        |         |                 | 9       |         | 11       |      |
|          | sfr, #byte    | 4     |                                  |                                  |         | 10       | 10      |                 | _       |         | 14       | 18   |
|          | r, r'         | 2     | _                                | 3                                | _       |          |         | _               | 7       | _       | _        |      |
|          | A, saddr      | 2     |                                  | 5                                |         | 5        |         |                 | 6       |         | 7        |      |
|          | A, sfr        | 3     |                                  |                                  |         | 7        | 7       |                 |         |         | 10       | 11   |
|          | saddr, saddr' | 3     |                                  | 4Note 1                          |         | 10Note 2 | _       |                 | 9Note 1 |         | 11Note 2 | _    |
|          | A, mem        | 2-4   | See Table 7-6 (4/4) for details. |                                  |         |          |         |                 |         |         |          |      |
|          | A, &mem       | 3-5   |                                  |                                  | 000     |          | -0 (+/+ | ) 101 00        | ans.    |         |          |      |
| СМР      | A, #byte      | 2     |                                  | 2                                |         |          |         |                 | 6       |         |          |      |
|          | saddr, #byte  | 3     |                                  | 3                                |         | 5        |         |                 | 9       |         | 11       |      |
|          | sfr, #byte    | 4     |                                  | _                                |         | 7        | 7       |                 | _       |         | 14       | 15   |
|          | r, r'         | 2     | _                                | 3                                | —       |          |         | _               | 7       |         |          |      |
|          | A, saddr      | 2     |                                  | 5                                |         | 5        |         |                 | 6       |         | 7        |      |
|          | A, sfr        | 3     |                                  |                                  |         | 7        | 7       |                 |         |         | 10       | 11   |
| -        | saddr, saddr' | 3     |                                  | 3Note 1                          |         | 7Note 2  | _       |                 | 9Note 1 |         | 11Note 2 | _    |
|          | A, mem        | 2-4   |                                  | See Table 7-6 (4/4) for details. |         |          |         |                 |         |         |          |      |
|          | A, &mem       | 3-5   |                                  |                                  | 366     |          | -0 (4/4 | <b>)</b> 101 de | ialis.  |         |          |      |

Notes 1. IRAM for both saddr and saddr'

2. SFR for both saddr and saddr'

|          |            |       |                 |        |         |       | Clock | cycles          |        |         |         |      |
|----------|------------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|---------|---------|------|
| Mnemonic | Operands   | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Exterr | nal ROM | 1 fetch |      |
|          |            |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | ЕМЕМ  | Internal<br>ROM | IRAM   | PRAM    | SFR     | EMEM |
| ADDW     | AX, #word  | 3     |                 | 4      |         |       |       |                 | 9      |         |         |      |
|          | AX, rp     | 2     |                 | 6      |         |       |       |                 | 8      |         |         |      |
|          | AX, saddrp | 2     |                 | 7      |         | 11    |       |                 | 9      |         | 13      |      |
|          | AX, sfrp   | 3     |                 |        |         | 13    |       |                 | _      |         | 16      |      |
| SUBW     | AX, #word  | 3     |                 | 4      |         |       |       |                 | 9      |         |         |      |
|          | AX, rp     | 2     |                 | 6      |         |       |       |                 | 8      |         |         |      |
|          | AX, saddrp | 2     |                 | 7      |         | 11    |       |                 | 9      |         | 13      |      |
|          | AX, sfrp   | 3     |                 | _      |         | 13    |       |                 | —      |         | 16      |      |
| CMPW     | AX, #word  | 3     |                 | 3      |         |       |       |                 | 9      |         |         |      |
| _        | AX, rp     | 2     |                 | 5      |         |       |       |                 | 7      |         |         |      |
|          | AX, saddrp | 2     |                 | 6      |         | 10    |       |                 | 8      |         | 12      |      |
|          | AX, sfrp   | 3     |                 |        |         | 12    |       |                 | —      |         | 15      |      |

### (4) 16-bit operation instructions: ADDW, SUBW, CMPW

### (5) Multiplication/division instructions: MULU, DIVUW

|          |          |       |                 |        |         |       | Clock | cycles          |        |        |         |      |
|----------|----------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|--------|---------|------|
| Mnemonic | Operands | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Extern | al ROM | 1 fetch |      |
|          |          |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | EMEM  | Internal<br>ROM | IRAM   | PRAM   | SFR     | EMEM |
| MULU     | r        | 2     | _               | 22     | _       |       | _     | _               | 24     | _      | _       | _    |
| DIVUW    | r        | 2     | _               | 74     |         |       |       | _               | 76     |        |         |      |

|          |          |       |                 |        |         |       | Clock | cycles          |        |         |         |      |
|----------|----------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|---------|---------|------|
| Mnemonic | Operands | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Exterr | nal ROM | 1 fetch |      |
| _        |          |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | EMEM  | Internal<br>ROM | IRAM   | PRAM    | SFR     | EMEM |
| INC      | r        | 1     |                 | 2      |         |       |       |                 | 3      |         | _       |      |
|          | saddr    | 2     |                 | 3      |         | 7     |       |                 | 6      |         | 7       | _    |
| DEC      | r        | 1     |                 | 2      |         |       |       |                 | 3      |         |         |      |
|          | saddr    | 2     |                 | 3      |         | 7     |       |                 | 6      |         | 7       |      |
| INCW     | rp       | 1     | _               | 3      |         |       | _     |                 | 3      |         |         | _    |
| DECW     | rp       | 1     | _               | 3      |         |       | _     | _               | 3      | _       |         | _    |

### (6) Increment/decrement instructions: INC, DEC, INCW, DECW

### (7) Shift/rotate instructions: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

|                      |          |       |                 |        |         |       | Clock | cycles          |        |         |         |      |
|----------------------|----------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|---------|---------|------|
| Mnemonic             | Operands | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Exterr | nal ROM | 1 fetch |      |
|                      |          |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | EMEM  | Internal<br>ROM | IRAM   | PRAM    | SFR     | EMEM |
| ROR                  | r, n     | 2     | _               | 3+2n   | _       |       | _     | _               | 5+2n   | _       |         | _    |
| ROL                  | r, n     | 2     |                 | 3+2n   |         |       | _     | _               | 5+2n   | _       | _       | _    |
| RORC                 | r, n     | 2     | _               | 3+2n   |         | _     | _     |                 | 5+2n   | _       |         | _    |
| ROLC                 | r, n     | 2     | _               | 3+2n   |         |       | _     | _               | 5+2n   | _       |         | _    |
| SHR                  | r, n     | 2     | _               | 3+2n   |         | _     | _     | _               | 5+2n   | _       | _       | _    |
| SHL                  | r, n     | 2     | _               | 3+2n   |         |       | _     | _               | 5+2n   | _       | _       | _    |
| SHRW                 | rp, n    | 2     | _               | 3+3n   |         | _     | _     | _               | 5+3n   | _       |         | _    |
| SHLW                 | rp, n    | 2     | _               | 3+3n   |         |       | _     |                 | 5+3n   | _       |         |      |
| ROR4 <sup>Note</sup> | mem1     | 2     |                 | 24     | 32      | 32    | 32    |                 | 26     | 34      | 34      | 34   |
|                      | &mem1    | 3     |                 | 26     | 34      | 34    | 34    |                 | 29     | 37      | 37      | 37   |
| ROL4Note             | mem1     | 2     |                 | 25     | 33      | 33    | 33    |                 | 27     | 35      | 35      | 35   |
|                      | &mem1    | 3     |                 | 27     | 35      | 35    | 35    |                 | 30     | 38      | 38      | 38   |

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

### (8) BCD adjustment instructions: ADJBA, ADJBS

|          |          |       |                 |        |         |       | Clock | cycles          |        |        |         |      |
|----------|----------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|--------|---------|------|
| Mnemonic | Operands | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Exterr | al ROM | 1 fetch |      |
|          |          |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | EMEM  | Internal<br>ROM | IRAM   | PRAM   | SFR     | EMEM |
| ADJBA    |          | 1     | _               | 3      | _       | _     | _     | _               | 3      | _      |         | _    |
| ADJBS    |          | 1     | _               | 3      |         |       |       | _               | 3      |        |         | _    |

### Caution Internal ROM

### (9) Bit manipulation instructions: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1

|          |                |       |                 |        |         |       | Clock | cycles          |        |        |         |      |
|----------|----------------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|--------|---------|------|
| Mnemonic | Operands       | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Extern | al ROM | / fetch |      |
|          |                |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | EMEM  | Internal<br>ROM | IRAM   | PRAM   | SFR     | EMEM |
| MOV1     | CY, saddr.bit  | 3     |                 | 5      |         | 7     | _     |                 | 9      |        | 9       | _    |
|          | CY, sfr.bit    | 3     |                 |        |         | 1     | 7     |                 | —      |        |         | 11   |
|          | CY, A.bit      | 2     |                 | 5      |         |       |       |                 | 7      |        |         |      |
|          | CY, X.bit      | 2     |                 | 5      |         |       |       |                 | ,      |        |         |      |
|          | CY, PSW.bit    | 2     | _               |        |         | 5     | _     |                 | _      |        | 7       |      |
|          | saddr.bit, CY  | 3     |                 | 8      | _       | 12    |       |                 | 12     |        | 14      |      |
| -        | sfr.bit, CY    | 3     |                 |        |         | 12    | 12    |                 | _      |        |         | 14   |
|          | A.bit, CY      | 2     |                 | 8      |         |       |       |                 | 10     |        |         |      |
|          | X.bit, CY      | 2     |                 |        | _       |       |       |                 | 10     |        |         |      |
|          | PSW.bit, CY    | 2     |                 |        |         | 7     |       |                 | —      |        | 9       |      |
| AND1     | CY, saddr.bit  | 3     |                 | 5      |         |       | _     |                 | 9      |        |         | _    |
|          | CY, /saddr.bit | 3     |                 |        |         | 7     |       |                 |        |        | 11      |      |
|          | CY, sfr.bit    | 3     |                 |        |         | 1     | 7     |                 |        |        |         | 12   |
|          | CY, /sfr.bit   | 3     |                 |        |         |       | ,     |                 |        |        |         | 12   |
|          | CY, A.bit      | 2     | _               |        |         |       |       |                 |        |        |         |      |
|          | CY, /A.bit     | 2     |                 | 5      |         |       |       |                 | 7      |        |         |      |
|          | CY, X.bit      | 2     |                 |        |         |       |       |                 | ,      |        |         | _    |
| _        | CY, /X.bit     | 2     |                 |        |         |       |       |                 |        |        |         |      |
|          | CY, PSW.bit    | 2     |                 |        |         | 5     |       |                 |        |        | 7       |      |
|          | CY, /PSW.bit   | 2     |                 |        |         | 5     |       |                 |        |        |         |      |

(Continued)

|          |                |       |                 |        |         |       | Clock | cycles          |        |        |         |      |
|----------|----------------|-------|-----------------|--------|---------|-------|-------|-----------------|--------|--------|---------|------|
| Mnemonic | Operands       | Bytes | Inter           | nal RO | M high- | speed | fetch |                 | Extern | al ROM | 1 fetch |      |
|          |                |       | Internal<br>ROM | IRAM   | PRAM    | SFR   | ЕМЕМ  | Internal<br>ROM | IRAM   | PRAM   | SFR     | EMEM |
| OR1      | CY, saddr.bit  | 3     |                 | 5      |         |       | _     |                 | 9      |        |         |      |
|          | CY, /saddr.bit | 3     |                 |        | _       | 7     |       |                 | 0      |        | 11      |      |
|          | CY, sfr.bit    | 3     |                 |        |         | 1     | 7     |                 |        |        |         | 12   |
|          | CY, /sfr.bit   | 3     |                 |        |         |       |       |                 |        |        |         | 12   |
|          | CY, A.bit      | 2     |                 |        |         |       |       |                 |        |        |         |      |
|          | CY, /A.bit     | 2     |                 | 5      |         |       |       |                 | 7      |        |         |      |
|          | CY, X.bit      | 2     |                 | 5      |         |       |       |                 | 1      |        | _       |      |
|          | CY, /X.bit     | 2     |                 |        |         |       | _     |                 |        |        |         |      |
|          | CY, PSW.bit    | 2     |                 |        |         | F     | -     |                 |        |        | 7       |      |
|          | CY, /PSW.bit   | 2     |                 | _      |         | 5     |       |                 | _      |        | 1       |      |
| XOR1     | CY, saddr.bit  | 3     |                 | 5      |         | 7     | _     |                 | 9      |        | 4.4     | _    |
|          | CY, sfr.bit    | 3     |                 | _      | -       | 1     | 7     |                 | _      |        | 11      | 12   |
| -        | CY, A.bit      | 2     | _               |        | —       |       |       | _               | 7      | _      |         |      |
|          | CY, X.bit      | 2     |                 | 5      |         | _     | _     |                 | 7      |        | _       | _    |
|          | CY, PSW.bit    | 2     |                 | _      |         | 5     |       |                 | _      |        | 7       |      |
| SET1     | saddr.bit      | 2     |                 | 3      |         | 7     | _     |                 | 6      |        | 11      | _    |
|          | sfr.bit        | 3     |                 | _      |         | 10    | 10    |                 |        |        | 14      | 16   |
|          | A.bit          | 2     |                 |        |         |       |       |                 | 0      |        |         |      |
|          | X.bit          | 2     |                 | 6      | _       | _     |       | _               | 8      | _      | _       | _    |
|          | PSW.bit        | 2     |                 |        |         | 5     | -     |                 |        |        | 7       | -    |
|          | СҮ             | 1     |                 | _      |         | 2     |       |                 | _      |        | 3       | -    |
| CLR1     | saddr.bit      | 2     |                 | 3      |         | 7     | _     |                 | 6      |        | 11      |      |
|          | sfr.bit        | 3     |                 | _      |         | 10    | 10    |                 | _      |        | 14      | 16   |
|          | A.bit          | 2     |                 |        |         |       |       |                 | -      |        |         |      |
|          | X.bit          | 2     |                 | 6      | _       | _     |       | _               | 8      | _      | _       | _    |
|          | PSW.bit        | 2     |                 |        |         | 5     |       |                 |        |        | 7       |      |
|          | СҮ             | 1     |                 | -      |         | 2     | -     |                 | —      |        | 3       |      |
| NOT1     | saddr.bit      | 2     |                 | 6      |         |       | _     |                 | 10     |        |         | _    |
| _        | sfr.bit        | 3     |                 | _      |         | 10    | 10    |                 |        |        | 14      | 16   |
|          | A.bit          | 2     | 1               | _      |         |       |       |                 |        |        |         |      |
|          | X.bit          | 2     |                 | 6      |         | _     |       | -               | 8      |        |         | -    |
|          | PSW.bit        | 2     |                 |        |         | 5     | —     |                 |        |        | 7       | 1    |
|          | СҮ             | 1     |                 | -      |         | 2     | 1     |                 | —      |        | 3       | 1    |

|           |          |       |              |                   |              |              |                   | Clo          | ock cyc      | les               |              |        |                   |       |
|-----------|----------|-------|--------------|-------------------|--------------|--------------|-------------------|--------------|--------------|-------------------|--------------|--------|-------------------|-------|
| Mnemonic  | Operando | Putoo | In           | ternal l          | ROM h        | igh-sp       | eed fet           | ch           |              | Ext               | ernal F      | ROM fe | etch              |       |
| Milemonic | Operands | Bytes |              | nal RO<br>ernal R |              |              | nal RO<br>ernal R |              |              | nal RO<br>ernal R |              |        | nal RO<br>ernal R |       |
|           |          |       | IRAM         | PRAM              | EMEM         | IRAM         | PRAM              | EMEM         | IRAM         | PRAM              | ЕМЕМ         | IRAM   | PRAM              | EMEM  |
| CALL      | !addr16  | 3     | 11/12        | 15/16             | 15/16        | 12/13        | 16/17             | 16/17        | 15/16        | 19/20             | 19/20        | 17/18  | 21/22             | 21/22 |
|           | rp       | 2     | 12/13        | 16/17             | 16/17        | 14/15        | 18/19             | 18/19        | 13/14        | 17/18             | 17/18        | 15/16  | 19/20             | 19/20 |
| CALLF     | !addr11  | 2     | 11/12        | 15/16             | 15/16        |              | _                 | _            | 12/13        | 16/17             | 16/17        | 14/15  | 18/19             | 18/19 |
| CALLT     | [addr5]  | 1     | 14/15        | 18/19             | 18/19        | 16/17        | 20/21             | 20/21        | 14/15        | 18                | 18           | 20/21  | 24/25             | 24/25 |
| BRK       |          | 1     | 16/17<br>/18 | 22/23<br>/24      | 22/23<br>/24 | 18/19<br>/20 | 24/25<br>/26      | 24/25<br>/26 | 17/18<br>/19 | 23/24<br>/25      | 23/24<br>/25 | 22/24  | 28/30             | 28/30 |
| RET       |          | 1     | 10/11        | 14/15             | 14/15        | 11/12        | 15/16             | 15/16        | 10/11        | 14/15             | 14/15        | 11/12  | 15/16             | 15/16 |
| RETI      |          | 1     | 15/16        | 21/22             | 21/22        | 15/16        | 21/22             | 21/22        | 15/16        | 21/22             | 21/22        | 15/16  | 21/22             | 21/22 |
| RETB      |          | 1     | 14/15        | 20/21             | 20/21        | 14/15        | 20/21             | 20/21        | 14/15        | 20/21             | 20/21        | 14/15  | 20/21             | 20/21 |

### (10) Call/return instructions: CALL, CALLF, CALLT, BRK, RET, RETI, RETB

### (11) Stack manipulation instructions: PUSH, POP, MOVW, INCW, DECW

|          |           |       |          |             | Clock of  | cycles |              |       |
|----------|-----------|-------|----------|-------------|-----------|--------|--------------|-------|
| Mnemonic | Operands  | Bytes | Internal | ROM high-sp | eed fetch | Ext    | ernal ROM fe | etch  |
| PUSH     |           |       | IRAM     | PRAM        | EMEM      | IRAM   | PRAM         | EMEM  |
| PUSH     | PSW       | 1     | Note     | Note        | Note      | Note   | Note         | Note  |
|          | sfr       | 2     | 7        | 9           | 9         | 9      | 12           | 12    |
|          | rp        | 1     | 8/9      | 12/13       | 12/13     | 8/9    | 12/13        | 12/13 |
| РОР      | PSW       | 1     | 6        | 8           | 8         | 6      | 8            | 8     |
| 20P      | sfr       | 2     | 9        | 11          | 11        | 9      | 12           | 12    |
|          | rp        | 1     | 11/12    | 15/16       | 15/16     | 11/12  | 15/16        | 15/16 |
| MOVW     | SP, #word | 4     | 8        | 8           | 8         | 12     | 12           | 12    |
|          | SP, AX    | 2     | 9        | 9           | 9         | 11     | 11           | 11    |
|          | AX, SP    | 2     | 10       | 10          | 10        | 12     | 12           | 12    |
| INCW     | SP        | 2     | 5        | 5           | 5         | 7      | 7            | 7     |
| DECW     | SP        | 2     | 5        | 5           | 5         | 7      | 7            | 7     |

**Note** μPD78214 sub-series and 78224 sub-series: 5/7, 7/9, 7/9, 5/7, 7/9, 7/9 μPD78218A sub-series, 78234 sub-series and 78244 sub-series: 6, 8, 8, 6, 8, 8

| (12) | Unconditional | branch | instructions: | BR |
|------|---------------|--------|---------------|----|
|------|---------------|--------|---------------|----|

|          |          |       | Clock cycles |                                    |                                    |                    |                                    |                                    |  |  |  |
|----------|----------|-------|--------------|------------------------------------|------------------------------------|--------------------|------------------------------------|------------------------------------|--|--|--|
|          |          |       | Inter        | nal ROM high-                      | speed fetch                        | External ROM fetch |                                    |                                    |  |  |  |
| Mnemonic | Operands | Bytes |              | Bra                                | nch                                |                    | Bra                                | nch                                |  |  |  |
|          |          |       | No<br>branch | Internal ROM<br>-><br>Internal ROM | Internal ROM<br>-><br>External ROM | No<br>branch       | External ROM<br>-><br>Internal ROM | External ROM<br>-><br>External ROM |  |  |  |
| BR       | !addr16  | 3     |              | 5                                  | 7                                  |                    | 9                                  | 11                                 |  |  |  |
|          | rp       | 2     | —            | 6                                  | 8                                  | —                  | 8                                  | 10                                 |  |  |  |
|          | \$addr16 | 2     |              | 4                                  | 6                                  |                    | 7                                  | 9                                  |  |  |  |

### (13) Conditional branch instructions: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BT, BF, BTCLR, DBNZ

|          |  |       |              |                    | Clo                | ock cycles   | 6                  |                    |
|----------|--|-------|--------------|--------------------|--------------------|--------------|--------------------|--------------------|
|          |  |       | Inter        | nal ROM high-      | speed fetch        |              | External ROM       | fetch              |
| Mnemonic | Operands   | Bytes |              | Bra                | nch                |              | Bra                | nch                |
|          |  |       | No<br>branch | Internal ROM       | Internal ROM       | No<br>branch | External ROM       | External ROM       |
|          |  |       |              | -><br>Internal ROM | -><br>External ROM |              | -><br>Internal ROM | -><br>External ROM |
| вс       | \$addr16   | 2     | 2            | 4                  | 6                  | 6            | 7                  | 9                  |
| BL       | φαυστο   | 2     | 2            | 4                  | 0                  | 0            |                    | 9                  |
| BNC      | \$addr16   | 2     | 2            | 4                  | 6                  | 6            | 7                  | 9                  |
| BNL      | φαυστο   | 2     | 2            | +                  | 0                  | 0            |                    | 3                  |
| BZ       | \$addr16   | 2     | 2            | 4                  | 6                  | 6            | 7                  | 9                  |
| BE       |  | _     |              |                    | Ŭ                  | •            |                    |                    |
| BNZ      | \$addr16   | 2     | 2            | 4                  | 6                  | 6            | 7                  | 9                  |
| BNE      | <u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u> |       |              |                    | Ŭ                  | 0            |                    |                    |
| вт       | saddr.bit,<br>\$addr16   | 3     | 4            | 6                  | 8                  | 9            | 10                 | 12                 |
|          | sfr.bit,<br>\$adddr16  | 4     | 7            | 9                  | 11                 | 13           | 15                 | 16                 |
|          | A.bit,<br>\$addr16   | 3     |              |                    |                    |              |                    |                    |
|          | X.bit,<br>\$addr16   | 3     | 5            | 7                  | 8                  | 9            | 10                 | 12                 |
|          | PSW.bit,<br>\$addr16   | 3     |              |                    |                    |              |                    |                    |

(Continued)

|          |                        |       |              |                    | Clo                | ock cycles   | 3                  |                    |  |
|----------|------------------------|-------|--------------|--------------------|--------------------|--------------|--------------------|--------------------|--|
|          |                        |       | Inter        | rnal ROM high-     | speed fetch        |              | External ROM       | fetch              |  |
| Mnemonic | Operands               | Bytes |              | Bra                | nch                |              | Bra                | inch               |  |
|          |                        | 5     | No<br>branch | Internal ROM       | Internal ROM       | No<br>branch | External ROM       | External ROM       |  |
|          |                        |       |              | -><br>Internal ROM | -><br>External ROM |              | -><br>Internal ROM | -><br>External ROM |  |
| BF       | saddr.bit,<br>\$addr16 | 4     | 5            | 7                  | 9                  | 12           | 13                 | 15                 |  |
|          | sfr.bit,<br>\$adddr16  | 4     | 7            | 9                  | 11                 | 13           | 15                 | 16                 |  |
|          | A.bit,<br>\$addr16     | 3     |              |                    |                    |              |                    |                    |  |
|          | X.bit,<br>\$addr16     | 3     | 5            | 7                  | 8                  | 9            | 10                 | 12                 |  |
|          | PSW.bit,<br>\$addr16   | 3     |              |                    |                    |              |                    |                    |  |
| BTCLR    | saddr.bit,<br>\$addr16 | 4     | 5            | 9                  | 9                  | 12           | 15                 | 15                 |  |
|          | sfr.bit,<br>\$addr16   | 4     | 7            | 13                 | 13                 | 13           | 18                 | 18                 |  |
|          | A.bit,<br>\$addr16     | 3     |              | 9                  |                    |              | 12                 |                    |  |
|          | X.bit,<br>\$addr16     | 3     | 5            |                    | 9                  | 9            | 12                 | 12                 |  |
|          | PSW.bit,<br>\$addr16   | 3     |              | 8                  |                    |              | 11                 |                    |  |
| DBNZ     | r1, \$addr16           | 2     | 3            | 5                  | 7                  | 6            | 7                  | 9                  |  |
|          | saddr,<br>\$addr16     | 3     | 4            | 6                  | 8                  | 9            | 10                 | 12                 |  |

### (14) CPU control instructions: MOV, SEL, NOP, EI, DI

| Magazonia |             |       | CI                            | Clock cycles       |  |  |  |  |  |
|-----------|-------------|-------|-------------------------------|--------------------|--|--|--|--|--|
| Mnemonic  | Operands    | Bytes | Internal ROM high-speed fetch | External ROM fetch |  |  |  |  |  |
| MOV       | STBC, #byte | 4     | 9                             | 15                 |  |  |  |  |  |
| SEL       | RBn         | 2     | 2                             | 6                  |  |  |  |  |  |
| NOP       |             | 1     | 2                             | 3                  |  |  |  |  |  |
| EI        |             | 1     | 2                             | 3                  |  |  |  |  |  |
| DI        |             | 1     | 2                             | 3                  |  |  |  |  |  |

| Instruction            | Mnemonic  | Operands   | Bytes | Internal        | ROM   | high-s | speed | fetch | E               | xterna | I ROM | l fetch | )    |
|------------------------|-----------|--|-------|-----------------|-------|--------|-------|-------|-----------------|--------|-------|---------|------|
| group                  | Milemonic | Operands   | Dytes | Internal<br>ROM | IRAM  | PRAM   | SFR   | ЕМЕМ  | Internal<br>ROM | IRAM   | PRAM  | SFR     | EMEM |
| 8-bit data<br>transfer | MOV       | A, [DE]<br>A, [HL]   | 1     | 6               | 5     | 7      | 7     | 7     | 7               | 6      | 8     | 8       | 8    |
| instruc-<br>tions      |           | A, &[DE]<br>A, &[HL]                                       | 2     | 8               | 7     | 9      | 9     | 9     | 10              | 9      | 11    | 11      | 11   |
|                        | Note <    | A, [DE+]<br>A, [HL+]<br>A, [DE–]<br>A, [HL–]               | 1     | 9               | 8/9   | 10     | 10    | 10    | 10              | 9/10   | 11    | 11      | 11   |
|                        |           | A, &[DE+]<br>A, &[HL+]<br>A, &[DE-]<br>A, &[HL-]           | 2     | 11              | 10/11 | 12     | 12    | 12    | 13              | 12/13  | 14    | 14      | 14   |
|                        |           | A, [DE+byte]<br>A, [HL+byte]                               | 3     | 8               | 7/8   | 9      | 9     | 9     | 12              | 11/12  | 13    | 13      | 13   |
|                        |           | A, &[DE+byte]<br>A, &[HL+byte]                             | 4     | 10              | 9/10  | 11     | 11    | 11    | 15              | 14/15  | 16    | 16      | 16   |
|                        |           | A, [SP+byte]   | 3     | 9               | 8/9   | 10     | 10    | 10    | 13              | 12/13  | 14    | 14      | 14   |
|                        |           | A, &[SP+byte]  | 4     | 11              | 10/11 | 12     | 12    | 12    | 16              | 15/16  | 17    | 17      | 17   |
|                        |           | A, word[A]<br>A, word[B]<br>A, word[DE]<br>A, word[HL]     | 4     | 8               | 7/8   | 9      | 9     | 9     | 15              | 14     | 16    | 16      | 16   |
|                        |           | A, &word[A]<br>A, &word[B]<br>A, &word[DE]<br>A, &word[HL] | 5     | 10              | 9/10  | 11     | 11    | 11    | 18              | 17     | 19    | 19      | 19   |

Table 7-6. Table of Instruction Execution Cycles (1/4)

**Note** The above figures apply when instructions with a short word length are used. When one-byte word length is long : Internal ROM fetch : +1 cycle

External ROM fetch : +3 cycles

| Instruction            | Mnemonic  | Operands  | Bytes | Internal        | ROM   | high-s | speed | fetch | E               | xternal | ROM  | fetch | 1    |
|------------------------|-----------|---|-------|-----------------|-------|--------|-------|-------|-----------------|---------|------|-------|------|
| group                  | Witemonic | Operands  | Byles | Internal<br>ROM | IRAM  | PRAM   | SFR   | EMEM  | Internal<br>ROM | IRAM    | PRAM | SFR   | EMEM |
| 8-bit data<br>transfer | MOV       | [DE], A<br>[HL], A  | 1     |                 | 5     | 7      | 7     | 7     | _               | 6       | 8    | 8     | 8    |
| instruc-<br>tions      |           | &[DE], A<br>&[HL], A                                      | 2     | _               | 7     | 9      | 9     | 9     | _               | 9       | 11   | 11    | 11   |
|                        | Note <    | [DE+], A<br>[HL+], A<br>[DE–], A<br>[HL–], A              | 2     |                 | 8/9   | 10     | 10    | 10    | _               | 9/10    | 11   | 11    | 11   |
|                        |           | &[DE+], A<br>&[HL+], A<br>&[DE–], A<br>&[HL–], A          | 3     |                 | 10/11 | 12     | 12    | 12    | _               | 12/13   | 14   | 14    | 14   |
|                        |           | [DE+byte], A<br>[HL+byte], A                              | 3     | _               | 7/8   | 9      | 9     | 9     | _               | 11/12   | 13   | 13    | 13   |
|                        |           | &[DE+byte], A<br>&[HL+byte], A                            | 4     | _               | 9/10  | 11     | 11    | 11    | _               | 14/15   | 16   | 16    | 16   |
|                        |           | [SP+byte], A  | 3     | _               | 8/9   | 10     | 10    | 10    | _               | 12/13   | 14   | 14    | 14   |
|                        |           | &[SP+byte], A   | 4     | _               | 10/11 | 12     | 12    | 12    | _               | 15/16   | 17   | 17    | 17   |
|                        |           | word[A], A<br>word[B], A<br>word[DE], A<br>word[HL], A    | 4     |                 | 7/8   | 9      | 9     | 9     | _               | 14      | 16   | 16    | 16   |
|                        |           | &word[A], A<br>&word[B], A<br>&word[DE], A<br>word[HL], A | 5     |                 | 9/10  | 11     | 11    | 11    |                 | 17      | 19   | 19    | 19   |

Table 7-6. Table of Instruction Execution Cycles (2/4)

Note The above figures apply when instructions with a short word length are used. When one-byte word length is long : Internal ROM fetch : +1 cycle External ROM fetch : +3 cycles

| Instruction            | Mnemonic  | Operands   | Bytes | Internal        | ROM   | high-s | speed | fetch | E               | kternal | ROM  | fetch | )    |
|------------------------|-----------|--|-------|-----------------|-------|--------|-------|-------|-----------------|---------|------|-------|------|
| group                  | Milemonic | Operands   | Dytes | Internal<br>ROM | IRAM  | PRAM   | SFR   | ЕМЕМ  | Internal<br>ROM | IRAM    | PRAM | SFR   | EMEM |
| 8-bit data<br>transfer | ХСН       | A, [DE]<br>A, [HL]   | 2     | _               | 9     | 13     | 13    | 13    | _               | 12      | 16   | 16    | 16   |
| instruc-<br>tions      |           | A, &[DE]<br>A, &[HL]                                       | 3     | _               | 11    | 15     | 15    | 15    | _               | 15      | 19   | 19    | 19   |
|                        |           | A, [DE+]<br>A, [HL+]<br>A, [DE–]<br>A, [HL–]               | 2     |                 | 11/12 | 15     | 15    | 15    | _               | 14/15   | 18   | 18    | 18   |
|                        |           | A, &[DE+]<br>A, &[HL+]<br>A, &[DE–]<br>A, &[HL–]           | 3     |                 | 13/14 | 17     | 17    | 17    | _               | 17/18   | 21   | 21    | 21   |
|                        |           | A, [DE+byte]<br>A, [HL+byte]                               | 3     | _               | 9/10  | 13     | 13    | 13    | _               | 13/14   | 17   | 17    | 17   |
|                        |           | A, &[DE+byte]<br>A, &[HL+byte]                             | 4     | _               | 11/12 | 15     | 15    | 15    | _               | 16/17   | 20   | 20    | 20   |
|                        |           | A, [SP+byte]   | 3     | _               | 10/11 | 14     | 14    | 14    | _               | 14/15   | 18   | 18    | 18   |
|                        |           | A, &[SP+byte]  | 4     | _               | 12/13 | 16     | 16    | 16    | _               | 17/18   | 21   | 21    | 21   |
|                        |           | A, word[A]<br>A, word[B]<br>A, word[DE]<br>A, word[HL]     | 4     | _               | 9/10  | 13     | 13    | 13    | _               | 16      | 20   | 20    | 20   |
|                        |           | A, &word[A]<br>A, &word[B]<br>A, &word[DE]<br>A, &word[HL] | 5     |                 | 11/12 | 15     | 15    | 15    | _               | 19      | 23   | 23    | 23   |

Table 7-6. Table of Instruction Execution Cycles (3/4)

| Instruction                        | Mnemonic           | Operands   | Bytes | Internal        | ROM   | high- | speed | fetch | Ex              | kterna | I ROM | fetch | 1    |
|------------------------------------|--------------------|--|-------|-----------------|-------|-------|-------|-------|-----------------|--------|-------|-------|------|
| group                              | Milemonic          | Operands   | Dytes | Internal<br>ROM | IRAM  | PRAM  | SFR   | ЕМЕМ  | Internal<br>ROM | IRAM   | PRAM  | SFR   | EMEM |
| 8-bit data<br>arithmetic           |                    | A, [DE]<br>A, [HL]   | 2     | 9               | 8     | 10    | 10    | 10    | 12              | 11     | 13    | 13    | 13   |
| & logical<br>operation<br>instruc- | SUB<br>SUBC<br>AND | A, &[DE]<br>A, &[HL]                                       | 3     | 11              | 10    | 12    | 12    | 12    | 15              | 14     | 16    | 16    | 16   |
| tions                              | OR<br>XOR<br>CMP   | A, [DE+]<br>A, [HL+]<br>A, [DE–]<br>A, [HL–]               | 2     | 11              | 10/11 | 12    | 12    | 12    | 14              | 13     | 15    | 15    | 15   |
|                                    |                    | A, &[DE+]<br>A, &[HL+]<br>A, &[DE–]<br>A, &[HL–]           | 3     | 13              | 12/13 | 14    | 14    | 14    | 17              | 16     | 18    | 18    | 18   |
|                                    |                    | A, [DE+byte]<br>A, [HL+byte]                               | 3     | 9               | 8/9   | 10    | 10    | 10    | 13              | 12     | 14    | 14    | 14   |
|                                    |                    | A, &[DE+byte]<br>A, &[HL+byte]                             | 4     | 11              | 10/11 | 12    | 12    | 12    | 16              | 15     | 17    | 17    | 17   |
|                                    |                    | A, [SP+byte]   | 3     | 10              | 9/10  | 11    | 11    | 11    | 14              | 13     | 15    | 15    | 15   |
|                                    |                    | A, &[SP+byte]  | 4     | 12              | 11/12 | 13    | 13    | 13    | 17              | 16     | 18    | 18    | 18   |
|                                    |                    | A, word[A]<br>A, word[B]<br>A, word[DE]<br>A, word[HL]     | 4     | 9               | 8/9   | 10    | 10    | 10    | 14              | 15     | 17    | 17    | 17   |
|                                    |                    | A, &word[A]<br>A, &word[B]<br>A, &word[DE]<br>A, &word[HL] | 5     | 11              | 10/11 | 12    | 12    | 12    | 17              | 18     | 20    | 20    | 20   |

 Table 7-6.
 Table of Instruction Execution Cycles (4/4)

[MEMO]

### **CHAPTER 8 INSTRUCTION DESCRIPTIONS**

This chapter describes the instructions of the 78K/II series products. Instructions with different operands are grouped by mnemonic.

The basic organization of the instruction descriptions is shown on the next page.

Please refer to **Chapter 7** "Instruction Set" for the number of bytes and operation codes of the instructions.

The same instructions are used on all 78K/II series products.

8

### **Description Example**



[Instruction format] MOV dst, src: Shows the basic coding format of the instruction

**[Operation]** dst <- src: Shows the instruction operation using symbols.

[Operands] Shows the operands which can be specified with this instruction. See Chapter 7 for the symbols used for the various operands.

| Mnemonic | Operands           | Mnemonic |
|----------|--------------------|----------|
| MOV      | r, #byte           | MOV      |
| ≈        | ⇒ saddr, #byte 🛛 🍣 |          |
|          | A, saddr           |          |
| A 1      | ∋saddr, A          |          |
|          | A, mem             |          |

| Mnemonic | Operands         |
|----------|------------------|
| MOV      | A, &mem          |
| \$       | ⊱ A, !addr16 🛛 🥎 |
|          | A, &!addr16      |
| \$       | EPSW, A 💦        |
|          | A, PSW           |

### [Flags]

Shows the operation of flags which are changed by execution of the instruction. The symbols used for flag operations are shown below.

| Z | AC | CY |        | Legend                             |
|---|----|----|--------|------------------------------------|
|   |    |    | Symbol | Meaning                            |
|   |    |    | Blank  | No change                          |
|   |    |    | 0      | Cleared to 0                       |
|   |    |    | 1      | Set to 1                           |
|   |    |    | Х      | Set or cleared depending on result |
|   |    |    | R      | Previously saved value is restored |

### [Description]

Describes the operation of the instruction in detail.

• Transfers the contents of the source operand (src) specified by the 2nd operand to the destination operand (dst) specified by the 1st operand.

### [Coding example]

MOV A, #4DH ; Transfers 4DH to the A register

### 8.1 8-BIT DATA TRANSFER INSTRUCTIONS

8-bit data transfer instructions are as follows:

MOV ... 144 XCH ... 145

## MOV

Move Byte Data Transfer

[Instruction format] MOV dst, src

[Operation] dst <- src

### [Operands]

| Mnemonic | Operands (dst, src) | Mnemonic | Operands (dst, src) |  |  |  |
|----------|---------------------|----------|---------------------|--|--|--|
| MOV      | r, #byte            | MOV      | A, &mem             |  |  |  |
|          | saddr, #byte        |          | mem, A              |  |  |  |
|          | sfr, #byte          |          | &mem, A             |  |  |  |
|          | r, r'               |          | A, !addr16          |  |  |  |
|          | A, r                |          | A, &!addr16         |  |  |  |
|          | A, saddr            |          | !addr16, A          |  |  |  |
|          | saddr, A            |          | &!addr16, A         |  |  |  |
|          | saddr, saddr'       |          | PSW, #byte          |  |  |  |
|          | A, sfr              |          | PSW, A              |  |  |  |
|          | sfr, A              |          | A, PSW              |  |  |  |
|          | A, mem              |          |                     |  |  |  |

#### [Flags]

In case of PSW, #byte and PSW, A operands

Other than cases at left

### [Description]

- Transfers the contents of the source operand (src) specified by the 2nd operand to the destination operand (dst) specified by the 1st operand.
- No interrupts or macro services are acknowledged between MOV PSW, #byte instruction, MOV PSW, A instruction and the next instruction.

### [Coding example]

MOV A, #4DH ; Transfer 4DH to the A register

# ХСН

### Exchange Byte Data Exchange

[Instruction format] XCH dst, src

[Operation] dst <-> src

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| хсн      | A, r                |
|          | r, r'               |
|          | A, mem              |
|          | A, &mem             |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |

### [Flags]

Z AC CY

### [Description]

• Exchanges the contents of the 1st operand with contents of the 2nd operand.

### [Coding example]

XCH A, OFEBCH ; Exchanges the contents of register A with the contents of address OFEBCH.

### 8.2 16-BIT DATA TRANSFER INSTRUCTIONS

16-bit data transfer instructions are as follows:

MOVW ... 147

### MOVW

### Move Word Word Data Transfer

[Instruction format] MOVW dst, src

[Operation] dst <- drc

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| MOVW     | rp, #word           |
|          | saddrp, #word       |
|          | sfrp, #word         |
|          | rp, rp'             |
|          | AX, saddrp          |
|          | saddrp, AX          |
|          | AX, sfrp            |
|          | sfrp, AX            |
|          | AX, mem1            |
|          | AX, &mem1           |
|          | mem1, AXNote        |
|          | &mem1, AXNote       |

Note Cannot be used for the EEPROM area of the  $\mu$ PD78244 sub-series.

### [Flags]

Z AC CY

### [Description]

• Transfers the contents of the source operand (src) specified by the 2nd operand to the destination operand (dst) specified by the 1st operand.

### [Coding example]

MOVW AX, [HL] ; Transfers the memory contents indicated by the HL register to the AX register.

### 8.3 8-BIT OPERATION INSTRUCTIONS

8-bit operation instructions are as follows:

 ADD
 ...
 149

 ADDC
 ...
 150

 SUB
 ...
 151

 SUBC
 ...
 152

 AND
 ...
 153

 OR
 ...
 154

 XOR
 ...
 155

 CMP
 ...
 156

## ADD

### Add Byte Data Addition

[Instruction format] ADD dst, src

[Operation] dst, CY <- dst + src

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| ADD      | A, #byte            |
|          | saddr, #byte        |
|          | sfr, #byte          |
|          | r, r'               |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |
|          | A, mem              |
|          | A, &mem             |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

### [Description]

- Adds the source operand (src) specified by the 2nd operand to the destination operand (dst) specified by the 1st operand, and stores the result in the CY flag and the destination operand (dst).
- If dst is 0 as a result of the addition the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a carry is generated out of bit 7 as a result of the addition the CY flag is set (1), otherwise the CY flag is cleared (0).
- If a carry is generated out of bit 3 into bit 4 as a result of the addition the AC flag is set (1), otherwise the AC flag is cleared (0).

### [Coding example]

ADD CR11, #56H ; Adds 56H to the CR11 register and stores the result in the CR11 register.

## ADDC

### Add with Carry Byte Data Addition including Carry

[Instruction format] ADDC dst, src

[Operation] dst, CY <- dst + src + CY

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| ADDC     | A, #byte            |
|          | saddr, #byte        |
|          | sfr, #byte          |
|          | r, r'               |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |
|          | A, mem              |
|          | A, &mem             |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

### [Description]

 Adds the source operand (src) specified by the 2nd operand and the CY flag to the destination operand (dst) specified by the 1st operand, and stores the result in the destination operand (dst) and the CY flag. The CY flag is added to the LSB.

This instruction is mainly used in multiple-byte additions.

- If dst is 0 as a result of the addition the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a carry is generated out of bit 7 as a result of the addition the CY flag is set (1), otherwise the CY flag is cleared (0).
- If a carry is generated out of bit 3 into bit 4 as a result of the addition the AC flag is set (1), otherwise the AC flag is cleared (0).

### [Coding example]

ADDC A, 1234H[B] ; Adds the A register, the contents of address (1234H + (B register)) and the CY flag, and stores the result in the A register.

## SUB

### Subtract Byte Data Subtraction

[Instruction format] SUB dst, src

[Operation] dst, CY <- dst – src

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| SUB      | A, #byte            |
|          | saddr, #byte        |
|          | sfr, #byte          |
|          | r, r'               |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |
|          | A, mem              |
|          | A, &mem             |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

### [Description]

- Subtracts the source operand (src) specified by the 2nd operand from the destination operand (dst) specified by the 1st operand, and stores the result in the destination operand (dst) and the CY flag. The destination operand can be cleared to 0 by making the source operand (src) and the destination operand (dst) the same.
- If dst is 0 as a result of the subtraction the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a borrow is generated in bit 7 as a result of the subtraction the CY flag is set (1), otherwise the CY flag is cleared (0).
- If a borrow is generated out of bit 4 into bit 3 as a result of the subtraction the AC flag is set (1), otherwise the AC flag is cleared (0).

### [Coding example]

SUB D, L ; Subtracts the L register from the D register and stores the result in the D register.

## SUBC

### Subtract with Carry Byte Data Subtraction including Carry

[Instruction format] SUBC dst, src

[Operation] dst, CY <- dst - src - CY

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| SUBC     | A, #byte            |
|          | saddr, #byte        |
|          | sfr, #byte          |
|          | r, r'               |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |
|          | A, mem              |
|          | A, &mem             |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

### [Description]

 Subtracts the source operand (src) specified by the 2nd operand and the CY flag from the destination operand (dst) specified by the 1st operand, and stores the result in the destination operand (dst). The CY flag is subtracted from the LSB.

This instruction is mainly used in multiple-byte subtractions.

- If dst is 0 as a result of the subtraction the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a borrow is generated in bit 7 as a result of the subtraction the CY flag is set (1), otherwise the CY flag is cleared (0).
- If a borrow is generated out of bit 4 into bit 3 as a result of the subtraction the AC flag is set (1), otherwise the AC flag is cleared (0).

### [Coding example]

**SUBC A, [DE+]**; Subtracts the contents of (DE register) address and the CY flag from the A register and stores the result in the A register. (The DE register is incremented after the operation.)

## AND

### And Byte Data Logical Product

[Instruction format] AND dst, src

[Operation]  $dst \leftarrow dst \wedge src$ 

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| AND      | A, #byte            |
|          | saddr, #byte        |
|          | sfr, #byte          |
|          | r, r'               |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |
|          | A, mem              |
|          | A, &mem             |

### [Flags]

| Z | AC | CY |
|---|----|----|
| x |    |    |

### [Description]

- Obtains the bit-by-bit logical product of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand, and stores the result in the destination operand (dst).
- If all bits are 0 as a result of obtaining the logical product, the Z flag is set (1), otherwise the Z flag is cleared (0).

### [Coding example]

**AND OFEBAH, #11011100B** ; Obtains the bit-by-bit logical product of the contents of OFEBAH and 11011100B, and stores the result in OFEBAH.

| 0.0 | Or                    |
|-----|-----------------------|
| OR  | Byte Data Logical Sum |

[Instruction format] OR dst, src

[Operation] dst <- dst o src

### [Operands]

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| OR       | A, #byte            |  |
|          | saddr, #byte        |  |
|          | sfr, #byte          |  |
|          | r, r'               |  |
|          | A, saddr            |  |
|          | A, sfr              |  |
|          | saddr, saddr'       |  |
|          | A, mem              |  |
|          | A, &mem             |  |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х |    |    |

### [Description]

- Obtains the bit-by-bit logical sum of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand, and stores the result in the destination operand (dst).
- If all bits are 0 as a result of obtaining the logical sum, the Z flag is set (1), otherwise the Z flag is cleared (0).

### [Coding example]

**OR A, 0FE98H**; Obtains the bit-by-bit logical sum of the A register and 0FE98H, and stores the result in the A register.

### Exclusive Or Byte Data Exclusive Logical Sum

[Instruction format] XOR dst, src

[Operation]  $dst \leftarrow src$ 

### [Operands]

XOR

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| XOR      | A, #byte            |  |
|          | saddr, #byte        |  |
|          | sfr, #byte          |  |
|          | r, r'               |  |
|          | A, saddr            |  |
|          | A, sfr              |  |
|          | saddr, saddr'       |  |
|          | A, mem              |  |
|          | A, &mem             |  |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х |    |    |

### [Description]

• Obtains the bit-by-bit exclusive logical sum of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand, and stores the result in the destination operand (dst).

The logical negation of all bits of the destination operand (dst) can be obtained by selecting #0FFH as the source operand (src) of this instruction.

• If all bits are 0 as a result of obtaining the exclusive logical sum, the Z flag is set (1), otherwise the Z flag is cleared (0).

### [Coding example]

**XOR A, P2**; Obtains the bit-by-bit exclusive logical sum of the A register and the P2 register, and stores the result in the A register.

#### Compare CMP Byte Data Comparison

[Instruction format] CMP dst, src

[Operation] dst - src

#### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| СМР      | A, #byte            |
|          | saddr, #byte        |
|          | sfr, #byte          |
|          | r, r'               |
|          | A, saddr            |
|          | A, sfr              |
|          | saddr, saddr'       |
|          | A, mem              |
|          | A, &mem             |

### [Flags]

| Z | AC | СҮ |
|---|----|----|
| х | х  | x  |

### [Description]

• Subtracts the source operand (src) specified by the 2nd operand from the destination operand (dst) specified by the 1st operand.

The result of the subtraction is not stored anywhere; only the Z, AC and CY flags are changed.

- If the result of the subtraction is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a borrow is generated in bit 7 as a result of the subtraction the CY flag is set (1), otherwise the CY flag is cleared (0).
- If a borrow is generated out of bit 4 into bit 3 as a result of the subtraction the AC flag is set (1), otherwise the AC flag is cleared (0).

### [Coding example]

**CMP 0FE38H, 0FED0H** ; Subtracts the contents of address 0FED0H from the contents of address 0FE38H, and performs flag modification only (comparison of address 0FE38H contents and address 0FED0H contents).

### 8.4 16-BIT OPERATION INSTRUCTIONS

16-bit operation instructions are as follows:

ADDW ... 158 SUBW ... 159 CMPW ... 160

## ADDW

Add Word Word Data Addition

[Instruction format] ADDW dst, src

[Operation] dst, CY <- dst + src

### [Operands]

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| ADDW     | AX, #word           |  |
|          | AX, rp              |  |
|          | AX, saddrp          |  |
|          | AX, sfrp            |  |

### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

### [Description]

- Adds the source operand (src) specified by the 2nd operand to the destination operand (dst) specified by the 1st operand, and stores the result in the destination operand (dst).
- If dst is 0 as a result of the addition the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a carry is generated out of bit 15 as a result of the addition the CY flag is set (1), otherwise the CY flag is cleared (0).
- The AC flag is undefined as a result of the addition.

### [Coding example]

ADDW AX, #0AB0DH ; Adds 0ABCDH to the AX register and stores the result in the AX register.

## SUBW

### Subtract Word Word Data Subtraction

[Instruction format] SUBW dst, src

[Operation] dst, CY <- dst – src

### [Operands]

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| SUBW     | AX, #word           |  |
|          | AX, rp              |  |
|          | AX, saddrp          |  |
|          | AX, sfrp            |  |

[Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

### [Description]

- Subtracts the source operand (src) specified by the 2nd operand from the destination operand (dst) specified by the 1st operand, and stores the result in the destination operand (dst) and the CY flag. The destination operand can be cleared to 0 by making the source operand (src) and the destination operand (dst) the same.
- If dst is 0 as a result of the subtraction the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a borrow is generated in bit 15 as a result of the subtraction the CY flag is set (1), otherwise the CY flag is cleared (0).
- The AC flag is undefined as a result of the subtraction.

### [Coding example]

**SUBW AX, CR01** ; Subtracts the contents of the CR01 register from the contents of the AX register, and stores the result in the AX register.

## CMPW

Compare Word Word Data Comparison

[Instruction format] CMPW dst, src

[Operation] dst – src

#### [Operands]

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| CMPW     | AX, #word           |  |
|          | AX, rp              |  |
|          | AX, saddrp          |  |
|          | AX, sfrp            |  |

#### [Flags]

| Z | AC | СҮ |
|---|----|----|
| х | х  | х  |

#### [Description]

• Subtracts the source operand (src) specified by the 2nd operand from the destination operand (dst) specified by the 1st operand.

The result of the subtraction is not stored anywhere; only the Z, AC and CY flags are changed.

- If a result of the subtraction is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a borrow is generated in bit 15 as a result of the subtraction the CY flag is set (1), otherwise the CY flag is cleared (0).
- The AC flag is undefined as a result of the subtraction.

### [Coding example]

**CMPW AX, 0FE43H**; Subtracts the word data in address 0FE43H from the AX register, and performs flag modification only (comparison of the AX register and address 0FE43H word data).

### 8.5 MULTIPLICATION/DIVISION INSTRUCTIONS

Multiplication/division instructions are as follows:

MULU ... 162 DIVUW ... 163

## MULU

### **Multiply Unsigned Unsigned Data Multiplication**

[Instruction format] **MULU src** 

[Operation] AX <- AX x src

### [Operands]

Mnemonic Operands (src) MULU

r

[Flags]

Ζ AC CY

### [Description]

• Multiplies the A register contents by the source operand (src) data as unsigned data, and stores the result in the AX register.

### [Coding example]

MULU H ; Multiplies the A register contents by the H register contents and stores the result in the AX register.
## DIVUW

### Divide Unsigned Word Unsigned Word Data Division

#### [Instruction format] DIVUW dst

[Operation] AX (quotient), dst (remainder) <- AX/dst

#### [Operands]

Mnemonic Operands (dst)

#### [Flags]

Z AC CY

#### [Description]

• Divides the AX register contents by the destination operand (dst) contents, and stores the quotient in the AX register and the remainder in the destination operand (dst).

The division treats the contents of the AX register and the destination operand (dst) as unsigned data.

- Dividing the contents by 0 (dst = 0) results in:
  - AX (quotient) = FFFFH

dst (remainder) = Original value of the X register

#### [Coding example]

**DIVUW E**; Divides the AX register contents by the E register contents, and stores the quotient in the AX register and the remainder in the E register.

#### 8.6 INCREMENT/DECREMENT INSTRUCTIONS

Increment/decrement instructions are as follows:

INC ... 165 DEC ... 166 INCW ... 167 DECW ... 168

|     | Increment           |
|-----|---------------------|
| INC | Byte Data Increment |

[Instruction format] INC dst

[Operation] dst <- dst + 1

#### [Operands]

| Mnemonic | Operands (dst) |
|----------|----------------|
| INC      | r              |
|          | saddr          |

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  |    |

#### [Description]

- Increments the contents of the destination operand (dst) by 1.
- If the result of the increment is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a carry is generated out of bit 3 into bit 4 as a result of the increment the AC flag is set (1), otherwise the AC flag is cleared (0).
- Since this instruction is often used to increment a counter for repeated processing or the offset register in indexed addressing, the contents of the CY flag are not changed (in order to retain the CY flag contents in a multiple-byte operation).

#### [Coding example]

**INC B**; Increments the B register.

## DEC

Decrement Byte Data Decrement

[Instruction format] DEC dst

[Operation] dst <- dst - 1

#### [Operands]

| Mnemonic | Operands (dst) |
|----------|----------------|
| DEC      | r              |
|          | saddr          |

#### [Flags]

| Z | AC | СҮ |
|---|----|----|
| х | х  |    |

#### [Description]

- Decrements the contents of the destination operand (dst) by 1.
- If the result of the decrement is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- If a carry is generated out of bit 4 into bit 3 as a result of the decrement the AC flag is set (1), otherwise the AC flag is cleared (0).
- Since this instruction is often used to decrement a counter for repeated processing or the offset register in indexed addressing, the contents of the CY flag are not changed (in order to retain the CY flag contents in a multiple-byte operation).
- If it is not wished to change the AC and CY flags when dst is the B register, C register or saddr, the DBNZ instruction can be used.

#### [Coding example]

DEC 0FE92H ; Decrements the contents of address 0FE92H.

## INCW

### Increment Word Word Data Increment

[Instruction format] INCW dst

[Operation] dst <- dst + 1

#### [Operands]

Mnemonic Operands (dst)

#### [Flags]



#### [Description]

- Increments the contents of the destination operand (dst) by 1.
- Since this instruction is often used to increment the register (pointer) in addressing which uses a register, the contents of the Z, AC and CY flags are not changed.

#### [Coding example]

**INCW HL** ; Increments the HL register.

## DECW

Decrement Word Word Data Decrement

[Instruction format] DECW dst

[Operation] dst <- dst - 1

#### [Operands]

Mnemonic Operands (dst)
DECW rp

#### [Flags]

| Z | AC | CY |
|---|----|----|
|   |    |    |

#### [Description]

- Decrements the contents of the destination operand (dst) by 1.
- Since this instruction is often used to decrement the register (pointer) in addressing which uses a register, the contents of the Z, AC and CY flags are not changed.

#### [Coding example]

DECW DE ; Decrements the DE register.

#### 8.7 SHIFT/ROTATE INSTRUCTIONS

Shift/rotate instructions are as follows:

| ROR  | <br>170 |
|------|---------|
| ROL  | <br>171 |
| RORC | <br>172 |
| ROLC | <br>173 |
| SHR  | <br>174 |
| SHL  | <br>175 |
| SHRW | <br>176 |
| SHLW | <br>177 |
| ROR4 | <br>178 |
| ROL4 | <br>179 |

## ROR

#### [Instruction format] ROR dst, cnt

[Operation] (CY, dst7 <- dst0, dstm-1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

Mnemonic Operands (dst, cnt) ROR r, n

#### [Flags]

Z AC CY x

#### [Description]

\*

- Rotates to the right the contents of the destination operand (dst) specified by the 1st operand cnt times as specified by the 2nd operand.
- The contents of the LSB (bit 0) are rotated into the MSB (bit 7) and at the same time transferred to the CY flag.
- If the 2nd operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.)



#### [Coding example]

ROR C, 4 ; Rotates the contents of the C register 4 bits to the right.

# ROL

### Rotate Left Byte Data Left Rotation

#### [Instruction format] ROL dst, cnt

[Operation] (CY, dsto <- dst7, dstm+1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

| Mnemonic | Operands (dst, cnt) |
|----------|---------------------|
| ROL      | r, n                |

#### [Flags]

| Z | AC | CY |
|---|----|----|
|   |    | х  |

#### [Description]

- Rotates to the left the contents of the destination operand (dst) specified by the 1st operand cnt times as specified by the 2nd operand.
- The contents of the MSB (bit 7) are rotated into the LSB (bit 0) and at the same time transferred to the CY flag.
- If the 2nd operand (cnt) is 0, no processing is performed.



#### [Coding example]

ROL L, 2; Rotates the contents of the L register 2 bits to the left.

\*

## RORC

### Rotate Right with Carry Byte Data Right Rotation including Carry

[Instruction format] RORC dst, cnt

[Operation] (CY <- dsto, dst7 <- CY, dstm-1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

Mnemonic Operands (dst, cnt) RORC r, n

#### [Flags]

Z AC CY x

#### [Description]

- Rotates to the right the contents of the destination operand (dst) specified by the 1st operand, including the CY flag, cnt times as specified by the 2nd operand.
- If the 2nd operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.)



#### [Coding example]

RORC B, 1; Rotates the contents of the B register 1 bit to the right, including the CY flag.

## ROLC

### Rotate Left with Carry Byte Data Left Rotation including Carry

[Instruction format] ROLC dst, cnt

[Operation] (CY <- dst7, dst0 <- CY, dstm+1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

| Mnemonic | Operands (dst, cnt) |
|----------|---------------------|
| ROLC     | r, n                |

#### [Flags]

| Z | AC | CY |
|---|----|----|
|   |    | х  |

#### [Description]

- Rotates to the left the contents of the destination operand (dst) specified by the 1st operand, including the CY flag, cnt times as specified by the 2nd operand.
- If the 2nd operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.)
- To perform a one-bit left rotation, execution time can be reduced by using ADDC r, r.



#### [Coding example]

ROLC A, 3 ; Rotates the contents of the A register 3 bits to the left, including the CY flag.

\*

### Shift Right (Logical) Byte Data Logical Right Shift

#### [Instruction format] SHR dst, cnt

[Operation] (CY <- dsto, dst7 <- 0, dstm-1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

SHR

| Mnemonic | Operands (dst, cnt) |
|----------|---------------------|
| SHR      | r, n                |

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | 0  | х  |

#### [Description]

• Shifts to the right the contents of the destination operand (dst) specified by the 1st operand cnt times as specified by the 2nd operand.

0 is shifted into the MSB (bit 7) each time 1 bit is shifted.

- If the result of the shift operation is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- The AC flag is always 0 regardless of the result of the shift operation.
- The final data shifted out of the LSB (bit 0) as a result of the shift operation is set in the CY flag.
- If the second operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.)
- This instruction gives the same result as dividing the destination operand (dst) by 2<sup>cnt</sup>.



#### [Coding example]

SHR H, 2; Shifts the contents of the H register 2 bits to the right.

## SHL

### Shift Left (Logical) Byte Data Logical Left Shift

#### [Instruction format] SHL dst, cnt

[Operation] (CY <- dst7, dst0 <- 0, dstm+1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

| Mnemonic | Operands (dst, cnt) |
|----------|---------------------|
| SHL      | r, n                |

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | 0  | х  |

#### [Description]

• Shifts to the left the contents of the destination operand (dst) specified by the 1st operand cnt times as specified by the 2nd operand.

0 is shifted into the LSB (bit 0) each time 1 bit is shifted.

- If the result of the shift operation is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- The AC flag is always 0 regardless of the result of the shift operation.
- The final data shifted out of the MSB (bit 7) as a result of the shift operation is set in the CY flag.
- If the second operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.) To perform a one-bit left shift, execution time can be reduced by using ADD r, r.



#### [Coding example]

SHL E, 1; Shifts the contents of the E register 1 bit to the left.

\*

## SHRW

### Shift Right (Logical) Word Word Data Logical Right Shift

#### [Instruction format] SHRW dst, cnt

[Operation] (CY <- dsto, dst15 <- 0, dstm-1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

| Mnemonic | Operands (dst, cnt) |
|----------|---------------------|
| SHRW     | rp, n               |

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | 0  | х  |

#### [Description]

• Shifts to the right the contents of the destination operand (dst) specified by the 1st operand cnt times as specified by the 2nd operand.

0 is shifted into the MSB (bit 15) each time 1 bit is shifted.

- If the result of the shift operation is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- The AC flag is always 0 regardless of the result of the shift operation.
- The final data shifted out of the LSB (bit 0) as a result of the shift operation is set in the CY flag.
- If the second operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.) This instruction gives the same result is dividing the destination operand (dst) by 2<sup>cnt</sup>.



#### [Coding example]

SHRW AX, 3 ; Shifts the contents of the AX register 3 bits to the right (divides the AX register contents by 8).

## SHLW

### Shift Left (Logical) Word Word Data Logical Left Shift

#### [Instruction format] SHLW dst, cnt

[Operation] (CY <- dst15, dst0 <- 0, dstm+1 <- dstm) x cnt times cnt = 0 to 7

#### [Operands]

| Mnemonic | Operands (dst, cnt) |
|----------|---------------------|
| SHLW     | rp, n               |

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | 0  | х  |

#### [Description]

• Shifts to the left the contents of the destination operand (dst) specified by the 1st operand cnt times as specified by the 2nd operand.

0 is shifted into the LSB (bit 0) each time 1 bit is shifted.

- If the result of the shift operation is 0 the Z flag is set (1), otherwise the Z flag is cleared (0).
- The AC flag is always 0 regardless of the result of the shift operation.
- The final data shifted out of the MSB (bit 15) as a result of the shift operation is set in the CY flag.
- If the second operand (cnt) is 0, no processing is performed. (Z, AC, and CY flags also do not change.)



#### [Coding example]

SHLW E, 1; Shifts the contents of the E register 1 bit to the left.

\*

## ROR4

Rotate Right Digit Digit Right Rotation

[Instruction format] ROR4 dst

[Operation] A3-0 <- (dst)3-0, (dst)7-4 <- A3-0, (dst)3-0 <- (dst)7-4

#### [Operands]

| Mnemonic             | Operands (dst) |  |
|----------------------|----------------|--|
| ROR4 <sup>Note</sup> | mem1           |  |
|                      | &mem1          |  |

**Note** Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

#### [Flags]

Z AC CY

#### [Description]

• Rotates the low-order 4 bits of the A register and the destination operand (dst) 2-digit digit data (4-bit data) to the right.

The high-order 4 bits of the A register are not changed.



#### [Coding example]

**ROR4[HL]**; Performs digit rotation to the right of the memory contents specified by the A and HL registers.



## ROL4

Rotate Left Digit Digit Left Rotation

[Instruction format] ROL4 dst

[Operation] A3-0 <- (dst)7-4, (dst)3-0 <- A3-0, (dst)7-4 <- (dst)3-0

#### [Operands]

| Mnemonic             | Operands (dst) |  |
|----------------------|----------------|--|
| ROL4 <sup>Note</sup> | mem1           |  |
|                      | &mem1          |  |

Note Cannot be used on  $\mu$ PD78244 sub-series EEPROM area.

#### [Flags]

Z AC CY

#### [Description]

• Rotates the low-order 4 bits of the A register and the destination operand (dst) 2-digit data (4-bit data) to the left.

The high-order 4 bits of the A register are not changed.



#### [Coding example]

**ROL4[DE+54H]**; Performs digit rotation to the left of the A register and the memory contents of address (DE register contents + 54H).



#### 8.8 BCD ADJUSTMENT INSTRUCTIONS

BCD adjustment instructions are as follows:

ADJBA ... 181 ADJBS ... 182

## ADJBA

### Decimal Adjust Register for Addition Decimal Adjustment of Addition Result

#### [Instruction format] ADJBA

[Operation] Decimal Adjust Accumulator for Addition

#### [Operands]

None

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

- Performs A register, CY flag and AC flag decimal adjustment from the contents of the A register, CY flag and AC flag. The operation of this instruction is meaningful only when the result is stored in the A register after addition of BCD (binary-coded decimal) format data. (In other case, a meaningless operation is performed.) The adjustment method is shown in the table below.
- If the contents of the A register are 0 as a result of the adjustment the Z flag is set (1), otherwise the Z flag is cleared (0).

| Condition             |                                      | Operation                            |
|-----------------------|--------------------------------------|--------------------------------------|
| A <sub>3-0</sub> ≤ 9  | A <sub>7-4</sub> $\leq$ 9 and CY = 0 | A <- A, CY <- 0, AC <- 0             |
| AC = 0                | $A_{7-4} \ge 10 \text{ or } CY = 1$  | A <- A + 01100000B, CY <- 1, AC <- 0 |
| A <sub>3-0</sub> ≥ 10 | A7-4 < 9 and CY = 0                  | A <- A + 00000110B, CY <- 0, AC <- 1 |
| AC = 0                | $A_{7-4} \ge 9 \text{ or } CY = 1$   | A <- A + 01100110B, CY <- 1, AC <- 1 |
| AC = 1                | A <sub>7-4</sub> $\leq$ 9 and CY = 0 | A <- A + 00000110B, CY <- 0, AC <- 1 |
| _                     | $A_{7-4} \ge 10 \text{ or } CY = 1$  | A <- A + 01100110B, CY <- 1, AC <- 1 |

## ADJBS

### Decimal Adjust Register for Subtraction Decimal Adjustment of Subtraction Result

#### [Instruction format] ADJBS

[Operation] Decimal Adjust Accumulator for Subtraction

#### [Operands]

None

#### [Flags]

| Z | AC | CY |
|---|----|----|
| х | х  | х  |

- Performs A register, CY flag and AC flag decimal adjustment from the contents of the A register, CY flag and AC flag. The operation of this instruction is meaningful only when the result is stored in the A register after subtraction of BCD (binary-coded decimal) format data. (In other cases, a meaningless operation is performed.) The adjustment method is shown in the table below.
- If the contents of the A register are 0 as a result of the adjustment the Z flag is set (1), otherwise the Z flag is cleared (0).

| Condition |        | Operation                            |  |
|-----------|--------|--------------------------------------|--|
| AC = 0    | CY = 0 | A <- A, CY <- 0, AC <- 0             |  |
|           | CY = 1 | A <- A – 01100000B, CY <- 1, AC <- 0 |  |
| AC = 1    | CY = 0 | A <- A – 00000110B, CY <- 0, AC <- 1 |  |
|           | CY = 1 | A <- A – 01100110B, CY <- 1, AC <- 1 |  |

#### 8.9 BIT MANIPULATION INSTRUCTIONS

Bit manipulation instructions are as follows:

| MOV1 | <br>184 |
|------|---------|
| AND1 | <br>185 |
| OR1  | <br>186 |
| XOR1 | <br>187 |
| SET1 | <br>188 |
| CLR1 | <br>189 |
| NOT1 | <br>190 |

## MOV1

Move Single Bit **1-Bit Data Transfer** 

[Instruction format] MOV1 dst, src

[Operation] dst <- src

#### [Operands]

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| MOV1     | CY, saddr.bit       |  |
|          | CY, sfr.bit         |  |
|          | CY, A.bit           |  |
|          | CY, X.bit           |  |
|          | CY, PSW.bit         |  |
|          | saddr.bit, CY       |  |
|          | sfr.bit, CY         |  |
|          | A.bit, CY           |  |
|          | X.bit, CY           |  |
|          | PSW.bit, CY         |  |

#### [Flags]

| dst = | CY |    |   | PSW.bi | it |    | Other t | han cas | es at left |
|-------|----|----|---|--------|----|----|---------|---------|------------|
| Z     | AC | CY | - | Z      | AC | CY | Z       | AC      | СҮ         |
|       |    | х  | _ | х      | х  | х  |         |         |            |

#### [Description]

- Transfers the bit data of the source operand (src) specified by the 2nd operand to the destination operand (dst) specified by the 1st operand.
- If the destination operand (dst) is CY or PSW.bit, only the relevant flag is changed.

#### [Coding example]

MOV1 P3.4, CY ; Transfers the contents of the CY flag to bit 4 of port 3.

## AND1

### And Single Bit 1-Bit Data Logical Product

| [Instruction format] | AND1 dst, src    | AND1 dst, /src         |
|----------------------|------------------|------------------------|
| [Operation]          | dst <- dst ∧ src | dst <- dst $\land$ src |

#### [Operands]

| Mnemonic | Operands (dst, src) | Mnemonic | Operands (dst, src) |
|----------|---------------------|----------|---------------------|
| AND1     | CY, saddr.bit       | AND1     | CY, /saddr.bit      |
|          | CY, sfr.bit         |          | CY, /sfr.bit        |
|          | CY, A.bit           |          | CY, /A.bit          |
|          | CY, X.bit           |          | CY, /X.bit          |
|          | CY, PSW.bit         |          | CY, /PSW.bit        |

[Flags]

| Z | AC | CY |
|---|----|----|
|   |    | х  |

#### [Description]

- Obtains the logical product of the bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand, and stores the result in the destination operand (dst).
- If the 2nd operand is prefixed with "/", the logical product after logical negation of the source operand (src) is obtained.
- The result of the operation is stores in the CY flag (since it is the destination operand (dst)).

#### [Coding example]

| AND1, CY, 0FE7FH.3; | Obtains the logical product of bit 3 of 0FE7FH and the CY flag, and stores the    |
|---------------------|---|
|                     | result in the CY flag.  |
| AND1 CY, /PSW.6 ;   | Obtains the logical product of the logical negation of PSW bit 6 (the Z flag) and |
|                     | the CY flag, and stores the result in the CY flag.                                |

### Or Single Bit 1-Bit Data Logical Sum

| [Instruction format] | OR1 dst, src | OR1 dst, /src |
|----------------------|--------------|---------------|
|                      |              |               |

[Operation]

OR1

dst <- dst ∨ src

dst <- dst ∨ src

[Operands]

| Mnemonic | Operands (dst, src) | Mnemonic | Operands (dst, src) |
|----------|---------------------|----------|---------------------|
| OR1      | CY, saddr.bit       | OR1      | CY, /saddr.bit      |
|          | CY, sfr.bit         |          | CY, /sfr.bit        |
|          | CY, A.bit           |          | CY, /A.bit          |
|          | CY, X.bit           |          | CY, /X.bit          |
|          | CY, PSW.bit         |          | CY, /PSW.bit        |

[Flags]

| Z | AC | CY |
|---|----|----|
|   |    | х  |

#### [Description]

- Obtains the logical sum of the bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand, and stores the result in the destination operand (dst).
- If the 2nd operand is prefixed with "/", the logical sum after logical negation of the source operand (src) is obtained.
- The result of the operation is stored in the CY flag (since it is the destination operand (dst)).

#### [Coding example]

- **OR1, CY, P2.5**; Obtains the logical sum of bit 5 of port 2 and the CY flag, and stores the result in the CY flag.
- **OR1 CY, /X.0** ; Obtains the logical sum of the logical negation of bit 0 of the X register and the CY flag, and stores the result in the CY flag.

## XOR1

### Exclusive Or Single Bit 1-Bit Data Exclusive Logical Sum

[Instruction format] XOR1 dst, src

[Operation]  $dst \leftarrow dst \forall src$ 

#### [Operands]

| Mnemonic | Operands (dst, src) |  |
|----------|---------------------|--|
| XOR1     | CY, saddr.bit       |  |
|          | CY, sfr.bit         |  |
|          | CY, A.bit           |  |
|          | CY, X.bit           |  |
|          | CY, PSW.bit         |  |

[Flags]

| Z | AC | CY |
|---|----|----|
|   |    | x  |

#### [Description]

- Obtains the exclusive logical sum of the bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand, and stores the result in the destination operand (dst).
- The result of the operation is stored in the CY flag (since it is the destination operand (dst)).

#### [Coding example]

XOR1, CY, A.7 ; Obtains the exclusive logical sum of bit 7 of the A register and the CY flag, and stores the result in the CY flag.

## SET1

## Set Single Bit (Carry Flag) 1-Bit Data Setting

[Instruction format] SET1 dst

[Operation] dst <- 1

#### [Operands]

| Mnemonic | Operands (dst, src) |  |  |
|----------|---------------------|--|--|
| SET1     | saddr.bit           |  |  |
|          | sfr.bit             |  |  |
|          | A.bit               |  |  |
|          | X.bit               |  |  |
|          | PSW.bit             |  |  |
|          | СҮ                  |  |  |

#### [Flags]

| dst = P | SW.bit |    |   | dst = C | Ϋ́ |    |   | Other t | han cas | es at left |
|---------|--------|----|---|---------|----|----|---|---------|---------|------------|
| Z       | AC     | СҮ | - | Z       | AC | CY | - | Z       | AC      | CY         |
| х       | х      | х  | - |         |    | 1  | - |         |         |            |

#### [Description]

- Sets (1) the destination operand (dst).
- If the destination operand (dst) is CY or PSW.bit, only the relevant flag is set (1).

#### [Coding example]

**SET1 0FE55H.1**; Sets (1) bit 1 of 0FE55H.

| CLR1 | Not Single Bit (Carry Flag)<br>1-Bit Data Clear |
|------|---|
| CLR1 |   |

[Instruction format] CLR1 dst

[Operation] dst <- 0

### [Operands]

| Mnemonic | Operands (dst) |  |  |
|----------|----------------|--|--|
| CLR1     | saddr.bit      |  |  |
|          | sfr.bit        |  |  |
|          | A.bit          |  |  |
|          | X.bit          |  |  |
|          | PSW.bit        |  |  |
|          | CY             |  |  |

### [Flags]

| 0 | dst = P | SW.bit |    |   | dst = C | Y  |    |   | Other t | han cas | es at left |
|---|---------|--------|----|---|---------|----|----|---|---------|---------|------------|
|   | Z       | AC     | CY | - | Z       | AC | CY | - | Z       | AC      | СҮ         |
|   | х       | х      | х  | - |         |    | 0  | - |         |         |            |

#### [Description]

- Clears (0) the destination operand (dst).
- If the destination operand (dst) is CY or PSW.bit, only the relevant flag is cleared (0).

#### [Coding example]

**CLR1 P3.7**; Clears (0) bit 7 of port 3.

| NOT1              |             |         |    |    | Clear   | <sup>·</sup> Singl | e Bit (Ca<br>1-Bit Da | rry Flag<br>ata Clea |
|-------------------|-------------|---------|----|----|---------|--------------------|-----------------------|----------------------|
| [Instruction form | at] NOT1 ds | st      |    |    |         |                    |                       |                      |
| Operation]        | dst <- d    | st      |    |    |         |                    |                       |                      |
| Operands]         |             |         |    |    |         |                    |                       |                      |
| Mnemonic          | Operands (d | lst)    |    |    |         |                    |                       |                      |
| NOT1              | saddr.bit   |         |    |    |         |                    |                       |                      |
|                   | sfr.bit     |         |    |    |         |                    |                       |                      |
|                   | A.bit       |         |    |    |         |                    |                       |                      |
|                   | X.bit       |         |    |    |         |                    |                       |                      |
|                   | PSW.bit     |         |    |    |         |                    |                       |                      |
|                   | CY          |         |    |    |         |                    |                       |                      |
| Flags]            |             |         |    |    |         |                    |                       |                      |
| dst = PSW.t       | bit         | dst = C | CY |    | Other t | han cas            | ses at left           |                      |
| Z AC              | CY          | Z       | AC | CY | Z       | AC                 | CY                    |                      |
|                   | x           |         |    | x  |         |                    |                       |                      |

- Obtains the logical negation of the bit specified by the destination operand (dst), and stores the result in the destination operand (dst).
- If the destination operand (dst) is CY or PSW.bit, only the relevant flag is changed.

#### [Coding example]

NOT1 A.2; Inverts bit 2 of the A register.

#### 8.10 CALL/RETURN INSTRUCTIONS

Call/return instructions are as follows:

| CALL  | <br>192 |
|-------|---------|
| CALLF | <br>193 |
| CALLT | <br>194 |
| BRK   | <br>195 |
| RET   | <br>196 |
| RETI  | <br>197 |
| RETB  | <br>198 |

| <b></b> | Call  |
|---------|---|
| CALL    | Subroutine Call (16-Bit Direct/Register Indirect Specification) |

| [Instruction format] | CALL target                                      |
|----------------------|--|
| [Operation]          | (SP – 1) <- (PC + n)н,<br>(SP – 2) <- (PC + n)∟, |
|                      | SP <- SP - 2,                                    |
|                      | PC <- target                                     |
|                      | n: Number of instruction bytes                   |

#### [Operands]

| Mnemonic | Operands (target) |  |  |  |
|----------|-------------------|--|--|--|
| CALL     | !addr16           |  |  |  |
|          | rp                |  |  |  |

#### [Flags]



#### [Description]

- Makes a subroutine call using a 16-bit absolute address or register indirect address.
- The start address of the next instruction (PC + n) is saved to the stack, and a branch is made to the address specified by the target operand (target).

#### [Coding example]

CALL !3059H ; Makes a subroutine call to 03059H.

## Call Flag Subroutine Call (11-Bit Direct Specification)

### [Instruction format] CALLF target

| [Operation] | (SP – 1 | ) <- (PC + 2)н,  |
|-------------|---------|------------------|
|             | (SP – 2 | 2) <- (PC + 2)L, |
|             | SP      | <- SP – 2,       |
|             | PC      | <- target        |

#### [Operands]

| Mnemonic | Operands (target) |
|----------|-------------------|
| CALLF    | !addr11           |

#### [Flags]

| Z | AC | CY |
|---|----|----|
|   |    |    |

#### [Description]

- This subroutine call can branch only to an address in the range 00800H to 00FFFH.
- The start address of the next instruction (PC + 2) is saved to the stack, and a branch is made to an address in the range 00800H to 00FFFH.
- Only the low-order 11 address bits are specified (the high-order 5 bits are fixed at 00001B).
- Locating a subroutine in the area from 00800H to 00FFFH and using this instruction enables the program size to be reduced. The execution time is also reduced when there is a program in external memory.

#### [Coding example]

CALLF !0C2AH ; 00C2AH subroutine call

## CALLT

Call Table Subroutine Call (Call Table Reference)

| [Instruction format] | CALLT | [addr5]                            |
|----------------------|-------|------------------------------------|
| [Operation]          | ```   | ) <- (PC + 1)н,<br>) <- (PC + 1)∟, |
|                      | SP    | <- SP – 2,                         |
|                      | РСн   | <- (0000000001, addr5 +            |
|                      | PC∟   | <- (0000000001, addr5)             |

#### [Operands]

| Mnemonic | Operands [addr5] |
|----------|------------------|
| CALLT    | [addr5]          |

### [Flags]

| Z | AC | CY |
|---|----|----|
|   |    |    |

#### [Description]

- This is a call table reference subroutine call.
- The start address of the next instruction (PC + 1) is saved to the stack, and a branch is made to the address indicated by the word data in the call table (the high-order 10 bits of the address are fixed at 000000001B, the next 5 bits are specified by addr5, and the LSB is fixed at 0).

1)

#### [Coding example]

**CALLT [60H]**; Subroutine call to the address indicated by the word data in addresses 00060H and 00061H.

| DDK | Break                       |
|-----|-----------------------------|
| BRK | Software Vectored Interrupt |

#### [Instruction format] BRK

| [Operation] | (SP – 1) <- PSW,      |    |
|-------------|-----------------------|----|
|             | (SP – 2) <- (PC + 1)⊦ | ١, |
|             | (SP − 3) <- (PC + 1)∟ | ., |
|             | IE <- 0,              |    |
|             | SP <- SP – 4,         |    |
|             | РСн <- (3FH),         |    |
|             | PC∟ <- (3EH)          |    |

#### [Operands]

None

#### [Flags]

|--|

- The software interrupt instruction.
- The PSW and the address of the next instruction (PC + 1) are saved to the stack, then the IE flag is cleared (0) and a branch is made to the address indicated by the vector address (0003EH) word data. As the IE flag is cleared (0), subsequent maskable vectored interrupts are disabled.
- Return from a software vectored interrupt generated by this instruction is performed by the RETB instruction.

| RET | Return<br>Return from Subroutine |
|-----|----------------------------------|
|     |                                  |

[Instruction format] RET [Operation] PCL <- (SP), PCH <- (SP + 1),

SP <- SP + 2

#### [Operands]

None

#### [Flags]



- This instruction is used to return from a subroutine called by the CALL, CALLF or CALLT instruction.
- The word data saved to the stack is restored to the PC, and a return is made from the subroutine.

| DET  | Return from Interrupt                   |
|------|---|
| RETI | Return from Hardware Vectored Interrupt |

#### [Instruction format] RETI

| [Operation] | PC∟ <- (SP),     |
|-------------|------------------|
|             | РСн <- (SP + 1), |
|             | PSW <- (SP + 2), |
|             | SP <- SP + 3     |

#### [Operands]

None

#### [Flags]

| Z | AC | CY |
|---|----|----|
| R | R  | R  |

- This instruction is used to return from a vectored interrupt.
- The data saved to the stack is restored to the PC and PSW, the NMIS flag in the IST register is cleared (0), and a return is made from the interrupt service routine.
- This instruction cannot be used to return from a software interrupt generated by the BRK instruction.
- No interrupts or macro services are acknowledged between this instruction and the next instruction to be executed.

| RETB | Return from Break                       |
|------|---|
|      | Return from Software Vectored Interrupt |

#### [Instruction format] RETB

| [Operation] | PC∟ <- (SP),     |
|-------------|------------------|
|             | РСн <- (SP + 1), |
|             | PSW <- (SP + 2), |
|             | SP <- SP + 3     |

#### [Operands]

None

#### [Flags]

Γ

| Z | AC | CY |
|---|----|----|
| R | R  | R  |

- This instruction is used to return from a software interrupt generated by the BRK instruction..
- The PC and PSW saved to the stack are restored, and a return is made from the interrupt service routine.
- No interrupts or macro services are acknowledged between this instruction and the next instruction to be executed.
## 8.11 STACK MANIPULATION INSTRUCTIONS

Stack manipulation instructions are as follows:

 PUSH
 ...
 200

 POP
 ...
 201

 MOVW SP, src
 ...
 202

 MOVW AX, SP
 ...
 203

 INCW SP
 ...
 203

 DECW SP
 ...
 204

| PUSH | Push<br>Push |
|------|--------------|
|------|--------------|

### [Instruction format] PUSH src

| [Operation] | When src = rp     | When src = PSW or sfr |
|-------------|-------------------|-----------------------|
|             | (SP – 1) <- srсн, | (SP – 1) <- src       |
|             | (SP – 2) <- src∟, | SP <- SP – 1          |
|             | SP <- SP – 2      |                       |

## [Operands]

| Mnemonic | Operands (src) |
|----------|----------------|
| PUSH     | PSW            |
|          | sfr            |
|          | rp             |

### [Flags]



## [Description]

• Saves the data in the register specified by the source operand (src) to the stack.

## [Coding example]

 $\ensuremath{\text{PUSH}}\xspace AX$  ; Saves the contents of the AX register to the stack.

| POP P |
|-------|
|-------|

### [Instruction format] POP dst

| [Operation] | When dst = rp     | When dst = PSW or sfr |
|-------------|-------------------|-----------------------|
|             | dst∟ <- (SP),     | dst <- (SP)           |
|             | dstн <- (SP + 1), | SP <- SP + 1          |
|             | SP <- SP + 2      |                       |

## [Operands]

| Mnemonic | Operands (src) |
|----------|----------------|
| РОР      | PSW            |
|          | sfr            |
|          | rp             |

## [Flags]

src = PSW

| Other | than | cases | at | left |  |
|-------|------|-------|----|------|--|
|       |      |       |    |      |  |

| Z | AC | СҮ | Z | AC | CY |
|---|----|----|---|----|----|
| R | R  | R  |   |    |    |

## [Description]

- Restores data from the stack to the register specified by the destination operand (dst).
- If the operand is the PSW, each flag is replaced with stack data.
- No interrupts or macro services are acknowledged between the POP PSW instruction and the next instruction.

## [Coding example]

**POP IMKOL** ; Restores stack data to the IMK0L register.

# MOVW SP, src MOVW AX, SP

## Move Word Stack Pointer/Word Data Transfer

[Instruction format] MOVW dst, src

[Operation] dst <- src

### [Operands]

| Mnemonic | Operands (dst, src) |
|----------|---------------------|
| MOVW     | SP, #word           |
|          | SP, AX              |
|          | AX, SP              |

### [Flags]

Z AC CY

## [Description]

- These instructions are used to manipulate the contents of the stack pointer.
- Stores the source operand (src) specified by the 2nd operand in the destination operand (dst) specified by the 1st operand.

#### [Coding example]

MOVW PS, #0FE1FH ; Stores 0FE1FH in the stack pointer.

# **INCW SP**

## Increment Word Stack Pointer Increment

[Instruction format] INCW SP

[Operation] SP <- SP + 1

## [Operands]

None

[Flags]

| Z | AC | CY |
|---|----|----|
|   |    |    |

## [Description]

• Increments the contents of the SP (stack pointer) by 1.

# **DECW SP**

Decrement Word Stack Pointer Decrement

[Instruction format] DECW SP

[Operation] SP <- SP - 1

## [Operands]

None

[Flags]

| Z | AC | CY |
|---|----|----|
|   |    |    |

## [Description]

• Decrements the contents of the SP (stack pointer) by 1.

## 8.12 UNCONDITIONAL BRANCH INSTRUCTIONS

The unconditional branch instruction is as follows:

BR ... 206

| 00 | Branch               |
|----|----------------------|
| BR | Unconditional Branch |

[Instruction format] BR target

[Operation] PC <- target

## [Operands]

| Mnemonic | Operands (target) |
|----------|-------------------|
| BR       | !addr16           |
|          | rp                |
|          | \$addr16          |

## [Flags]

Z AC CY

#### [Description]

- Performs an unconditional branch.
- Transfers the target address operand (target) word data to the PC, then branches.

## [Coding example]

BR AX ; Branches using the contents of the AX register as the branch address.

## 8.13 CONDITIONAL BRANCH INSTRUCTIONS

Conditional branch instructions are as follows:

| <br>208  |
|--|
| <br>208  |
| <br>209  |
| <br>209  |
| <br>210  |
| <br>210  |
| <br>211  |
| <br>211  |
| <br>212  |
| <br>213  |
| <br>214  |
| <br>215  |
| ····<br>···<br>···<br>···<br>···<br>···<br>··· |

| BCBranch if Carry/Less thanBLConditional Branch depending on Carry Flag (CY = 1) |
|--|
|--|

| [Instruction format] | BC \$addr16 |  |
|----------------------|-------------|--|
|                      | BL \$addr16 |  |
|                      |             |  |

[Operation] PC <- PC + 2 + jdisp8 if CY = 1

## [Operands]

| Mnemonic | Operands (\$addr16) |
|----------|---------------------|
| BC       | \$addr16            |
| BL       | <i>quui i u</i>     |

## [Flags]

Z AC CY

### [Description]

- When CY = 1, branches to the address specified by the operand.
   When CY = 0, no processing is performed and the next instruction is executed.
- The operation of the BC instruction and the BL instruction is the same. Differences in their use are as follows:
  - BC instruction : Checks whether a carry has been generated after an addition instruction. Determines the result of bit manipulation.
  - BL instruction : Checks whether a borrow has been generated after a subtraction instruction. After a compare instruction, checks whether or not the 1st operand of the compare instruction is smaller.

## [Coding example]

**BC \$300H** ; Branches to 00300H if CY = 1 (the start of this instruction is in the address range from 0027FH to 0037EH).

|                        | Branch if No  | t Carry/Less than  |
|------------------------|---------------|--------------------|
| Conditional Branch dep | pending on Ca | arry Flag (CY = 0) |

| [Instruction format] | BNC \$addr16 |
|----------------------|--------------|
|                      | BNL \$addr16 |

[Operation] PC <- PC + 2 + jdisp8 if CY = 0

[Operands]

**BNC** 

**BNL** 

| Mnemonic | Operands (\$addr16) |
|----------|---------------------|
| BNC      | \$addr16            |
| BNL      | <u><u></u></u>      |

### [Flags]

Z AC CY

### [Description]

- When CY = 0, branches to the address specified by the operand.
   When CY = 1, no processing is performed and the next instruction is executed.
- The operation of the BNC instruction and the BNL instruction is the same. Differences in their use are as follows:
  - BNC instruction : Checks whether a carry has been generated after an addition instruction. Determines the result of bit manipulation.
  - BNL instruction : Checks whether a borrow has been generated after a subtraction instruction. After a compare instruction, checks whether or not the 1st operand of the compare instruction is smaller.

### [Coding examples]

- CMP A, B ; Compares the size of the A register contents and B register contents.
- **BNL #1500H** ; Branches to 01500H if the contents of the A register are not smaller than the contents of the B register (the start of this instruction is in the address range from 0147FH to 0157EH).

| BZ | Branch if Zero/Equal                              |
|----|---|
| BE | Conditional Branch depending on Zero Flag (Z = 1) |
|    |   |

| [Instruction format] | BZ \$addr16 |
|----------------------|-------------|
|                      | BE \$addr16 |
|                      |             |

[Operation] PC <- PC + 2 + jdisp8 if Z = 1

## [Operands]

| Mnemonic | Operands (\$addr16) |
|----------|---------------------|
| BZ       | \$addr16            |
| BE       | <b>••••••</b>       |

## [Flags]

Z AC CY

### [Description]

• When Z = 1, branches to the address specified by the operand.

When Z = 0, no processing is performed and the next instruction is executed.

- The operation of the BZ instruction and the BE instruction is the same. Differences in their use are as follows:
  - BZ instruction : Checks whether the result of an addition, subtraction or increment/decrement instruction or an 8-bit logical operation is 0.
  - BE instruction: Checks for a match after a compare instruction.

## [Coding example]

DEC B

**BZ \$3C5H** ; Branches to 003C5H if the B register contents are 0 (the start of this instruction is in the address range from 00344H to 00443H).

| BNZ | Branch if Not Zero/Not Equal                      |
|-----|---|
| BNE | Conditional Branch depending on Zero Flag (Z = 0) |

| [Instruction format] | BNZ \$addr16 |
|----------------------|--------------|
|                      | BNE \$addr16 |

[Operation] PC <- PC + 2 + jdisp8 if Z = 0

[Operands]

| Mnemonic | Operands (\$addr16)   |
|----------|-----------------------|
| BNZ      | \$addr16              |
| BNE      | <u><u><u></u></u></u> |

### [Flags]

Z AC CY

### [Description]

• When Z = 0, branches to the address specified by the operand.

When Z = 1, no processing is performed and the next instruction is executed.

- The operation of the BNZ instruction is the same. Differences in their use are as follows:
  - BNZ instruction: Checks whether the result of an addition, subtraction or increment/decrement instruction or an 8-bit logical operation is 0.
  - BNE instruction: Checks for a match after a compare instruction.

## [Coding example]

CMP A, #55H

**BNE \$0A39H** ; Branches to 00A39H if the A register contents are not 0055H (the start of this instruction is in the address range from 009B8H to 00AB7H).

Branch if True Conditional Branch depending on Bit Test (Byte Data Bit = 1)

#### [Instruction format] BT bit, \$addr16

[Operation] PC <- PC + b + jdisp8 if bit = 1

### [Operands]

| Mnemonic | Operands (bit, \$addr16) | b (Number of bytes) |
|----------|--------------------------|---------------------|
| вт       | saddr.bit, \$addr16      | 3                   |
|          | sfr.bit, \$addr16        | 4                   |
|          | A.bit, \$addr16          | 3                   |
|          | X.bit, \$addr16          | 3                   |
|          | PSW.bit, \$addr16        | 3                   |

### [Flags]

Z AC CY

### [Description]

• If the contents of the 1st operand (bit) are set (1), branches to the address specified by the 2nd operand (\$addr16).

If the contents of the 1st operand (bit) are not set (1), no processing is performed and the next instruction is executed.

## [Coding example]

**BT 0FE47H.3, \$55CH** ; Branches to 0055CH if bit 3 of address 0FE47H is 1 (the start of this instruction is in the address range from 004DAH to 005D9H).

# Branch if False Conditional Branch depending on Bit Test (Byte Data Bit = 0)

| [Instruction format] | BF bit, \$addr16 |
|----------------------|------------------|
|----------------------|------------------|

[Operation] PC <- PC + b + jdisp8 if bit = 0

### [Operands]

| Mnemonic | Operands (bit, \$addr16) | b (Number of bytes) |
|----------|--------------------------|---------------------|
| BF       | saddr.bit, \$addr16      | 4                   |
|          | sfr.bit, \$addr16        | 4                   |
|          | A.bit, \$addr16          | 3                   |
|          | X.bit, \$addr16          | 3                   |
|          | PSW.bit, \$addr16        | 3                   |

[Flags]

Z AC CY

### [Description]

• If the contents of the 1st operand (bit) are cleared (0), branches to the address specified by the 2nd operand (\$addr16).

If the contents of the 1st operand (bit) are not cleared (0), no processing is performed and the next instruction is executed.

## [Coding example]

**BF P2.2, \$1549H** ; Branches to 01549H if bit 2 of port 2 is 0 (the start of this instruction is in the address range from 014C6H to 015C5H).

# BTCLR

### [Instruction format] BTCLR bit, \$addr16

[Operation] PC <- PC + b + jdisp8 if bit = 1, then bit <- 0

## [Operands]

| Mnemonic | Operands (bit, \$addr16) | b (Number of bytes) |
|----------|--------------------------|---------------------|
| BTCLR    | saddr.bit, \$addr16      | 4                   |
|          | sfr.bit, \$addr16        | 4                   |
|          | A.bit, \$addr16          | 3                   |
|          | X.bit, \$addr16          | 3                   |
|          | PSW.bit, \$addr16        | 3                   |
|          |                          |                     |

## [Flags]

bit = PSW.bitOther than cases at leftZACCYxxx

## [Description]

• If the contents of the 1st operand (bit) are set (1), clears (0) the contents of the 1st operand (bit) and branches to the address specified by the 2nd operand.

If the contents of the 1st operand (bit) are not set (1), no processing is performed and the next instruction is executed.

• If the 1st operand (bit) is PSW.bit, only the contents of the relevant flag are cleared (0).

## [Coding example]

**BTCLR PSW.0, \$356H** ; If PSW bit 0 (CY flag) is 1, clears the CY flag and branches to address 00356H (the start of this instruction is in the address range from 002D4H to 003D3H).

# DBNZ

## Decrement and Branch if Not Zero Conditional Loop (R1 $\neq$ 0)

| [Instruction format] | DBNZ dst, \$addr16                             |
|----------------------|--|
| [Operation]          | dst <- dst – 1,                                |
|                      | then PC <- PC + b + jdisp16 if dst R1 $\neq$ 0 |

## [Operands]

| Mnemonic | Operands (bit, \$addr16) | b (Number of bytes) |
|----------|--------------------------|---------------------|
| DBNZ     | r1, ← \$addr16           | 2                   |
|          | saddr, \$addr16          | 3                   |

### [Flags]

Z AC CY

### [Description]

- Decrements by 1 the contents of the destination operand (dst) specified by the 1st operand, and branches to the destination operand (dst).
- If the result of decrementing the destination operand (dst) by 1 is not 0, the instruction branches to the address indicated by the 2nd operand (\$addr16).
   If the result of decrementing the destination operand (dst) by 1 is 0, no processing is performed and the next instruction is executed.
- Flags are not changed.

## [Coding example]

**DBNZ B, \$1215H** ; Decrements the contents of the B register, and if the result is not 0, branches to 001215H (the start of this instruction is in the address range from 001194H to 001293H).

## 8.14 CPU CONTROL INSTRUCTIONS

CPU control instructions are as follows:

| MOV STBC, #byte | <br>217 |
|-----------------|---------|
| SEL RBn         | <br>218 |
| NOP             | <br>219 |
| EI              | <br>220 |
| DI              | <br>221 |

| MOV STBC          | , #byte            | Move<br>Standby Mode Setting |
|-------------------|--------------------|------------------------------|
| [Instruction form | at] MOV STBC #byte |                              |
| [Operation]       | STBC <- byte       |                              |
| [Operands]        |                    |                              |
| Mnemonic          | Operands           |                              |
| ΜΟΥ               | STBC, #byte        |                              |
| [Flags]           |                    |                              |

Z AC CY

## [Description]

• This is a dedicated write instruction for the standby control register (STBC). This instruction writes the immediate data specified by the 2nd operand to STBC.

Only this instruction can be used to write to the STBC register.

• This instruction has a special format, and in addition to the immediate data used in performing the write, the operation code must also provide data resulting from the logical negation of that value (see figure below).

(This is generated automatically by NEC assemblers.)

Instruction code format



• The CPU checks the data obtained by logical negation of the immediate data to be written, and if correct, performs the write. If the data is incorrect, the write is not performed and the next instruction is executed.

## [Coding example]

```
MOV STBC, #2 ; Writes 2 to STBC (sets STOP mode).
```

# SEL RBn

Select Register Bank Register Bank Selection

[Instruction format] SEL RBn

[Operation] RBS0, RBS1 <- n; (n = 0 to 3)

### [Operands]

Mnemonic Operands (RBn) SEL RBn

### [Flags]



### [Description]

- Selects the register bank specified by the operand (RBn) as the register bank to be used by the next and subsequent instructions.
- RBn comprises RB0 to RB3.

### [Coding example]

SEL RB2; Selects register bank 2 as the register bank to be used from the next instruction onward.

| NOP | No Operation<br>No Operation |
|-----|------------------------------|
|     |                              |

[Instruction format] NOP

[Operation] no operation

## [Operands]

None

## [Flags]

|--|

## [Description]

• Expends time without performing any processing.

Enable interrupt Interrupt Enabling

[Instruction format] EI

[Operation] IE <- 1

### [Operands]

None

[Flags]

ΕI

| Z | AC | CY |
|---|----|----|
|   |    |    |

### [Description]

- Sets the acknowledgment enabled state for maskable interrupts (sets (1) the interrupt enable flag (IE)).
- No interrupts or macro service requests are acknowledged between this instruction and the next instruction.
- Acknowledgment of vectored interrupts from other sources can be disabled even when this instruction is executed. Refer to individual documentation for details.

|    | Disable interrupt   |
|----|---------------------|
| DI | Interrupt Disabling |

[Instruction format] DI

[Operation] IE <- 0

## [Operands]

None

## [Flags]



## [Description]

- Disables acknowledgment of vectored maskable interrupts (clears (0) the interrupt enable flag (IE)).
- No interrupts or macro service requests are acknowledged between this instruction and the next instruction.
- Refer to individual documentation for details of interrupt servicing.

[MEMO]

## CHAPTER 9 DEVELOPMENT TOOLS

### 9.1 DEVELOPMENT TOOLS

The tools required for 78K/II series product development are shown in Figure 9-1 and Tables 9-1 and 9-2.





- Only when using IE-78230-R or IE-78240-R
- EWS comprises the HP9000 series 700, SUN4/3900, EWS-4800/200 series. EWS cannot be connected with an in-circuit emulator. ю. <del>4</del>

Figure 9-1. Development Tool Configuration

[MEMO]

| Target device                         | Package                    | In-circuit<br>emulator | Screen<br>debugger | Device file | Emulation probe |
|---------------------------------------|----------------------------|------------------------|--------------------|-------------|-----------------|
| μPD78214 sub-                         | 64SDIP                     | IE-78240-R-A           | SD78K/II           | DF78210     | EP-78240CW-R    |
| series<br>μPD78212 <b>Note 1</b>      | 64QUIP                     |                        |                    |             | EP-78240GQ-R    |
| μPD78213<br>μPD78214                  | 64QFP<br>(14 x 14 mm body) |                        |                    |             | EP-78240GC-R    |
|                                       | 68QFJ                      |                        |                    |             | EP-78240LP-R    |
|                                       | 74QFP<br>(20 x 20 mm body) |                        |                    |             | EP-78240GJ-R    |
| μPD78218A sub-<br>series<br>μPD78217A | 64SDIP                     | IE-78240R-A            |                    | DF78210     | EP-78240CW-R    |
| μΡD78218A<br>μΡD78Ρ218A               | 64QFP<br>(14 x 14 mm body) |                        |                    |             | EP-78240GC-R    |
| μPD78224 sub-<br>series<br>μPD78220   | 84QFJ                      | IE-78230-R-A           |                    | DF78220     | EP-78230LQ-R    |
| μΡD78224<br>μΡD78P224<br>μΡD78P224    | 64QFP<br>(20 x 20 mm body) | -                      |                    |             | EP-78230GJ-R    |
| μPD78234 sub-<br>series               | 80QFP<br>(14 x 14 mm body) | IE-78230-R-A           |                    | DF78230     | EP-78230GC-R    |
| μPD78233<br>μPD78234                  | 84QFJ                      |                        |                    |             | EP-78230LQ-R    |
| μPD78237<br>μPD78238                  | 94QFP<br>(20 x 20 mm body) |                        |                    |             | EP-78230GJ-R    |
| μPD78P238                             | 94WQFNNote 2               | -                      |                    |             |                 |
| μPD78244 sub-<br>series               | 64SDIP                     | IE-78240-R-A           |                    | DF78240     | EP-78240CW-R    |
| μPD78243<br>μPD78244                  | 64QFP<br>(14 x 14 mm body) |                        |                    |             | EP-78240GC-R    |

Table 9-1. Development Tools (for Screen Debugger)

Notes 1. The μPD78212 package range comprises 64-pin SDIP, 64-pin QFP, and 74-pin QFP only.
2. μPD78P238 only

| Conversion socketNote | PROM programmer adapter | Assembler | C compiler | C compiler<br>library source file |
|-----------------------|-------------------------|-----------|------------|-----------------------------------|
| _                     | PA-78P214CW             | RA78K/II  | CC78K/II   | CC78K/II-L                        |
|                       | PA-78P214GQ             | -         |            |                                   |
| EV-9200GC-64          | PA-78P214GC             | -         |            |                                   |
| _                     | PA-78P214L              | -         |            |                                   |
| EV-9200G-74           | PA-78P214GJ             | -         |            |                                   |
| _                     | PA-78P214CW             | -         |            |                                   |
| EV-9200GC-64          | PA-78P214GC             | -         |            |                                   |
| _                     | PA-78P224L              | -         |            |                                   |
| EV-9200G-94           | PA-78P224GJ             | -         |            |                                   |
| EV-9200GC-80          | PA-78P238GC             | -         |            |                                   |
| _                     | PA-78P238LQ             | -         |            |                                   |
| EV-9200G-94           | PA-78P238GJ             | -         |            |                                   |
|                       | PA-78P238KF             | -         |            |                                   |
| _                     | -                       |           |            |                                   |
| EV-9200GC-64          |                         |           |            |                                   |

**Note** Socket for connecting a QFP emulation probe to the user system. Mounted on the user system board for use.

| Target device   | Package                    | In-circuit emulatorNote 1 | In-circuit emulator<br>control program <sup>Note 1</sup> | Emulation probe                            |
|---|----------------------------|---------------------------|--|--|
| μPD78214 sub-<br>series   | 64SDIP                     | IE-78210-R<br>IE-78240-R  | IE-78210Note 4<br>IE-78240Note 4                         | EP-78210CW <b>Note 1</b><br>EP-78240CW-R   |
| μΡD78212 <b>Note 2</b><br>μΡD78213<br>μΡD78214<br>μΡD78Ρ214                   | 64QUIP                     |                           |  | EP-78210GQNote 1<br>EP-78240GQ-R           |
|   | 64QFP<br>(14 x 14 mm body) |                           |  | EP-78210GCNote 1<br>EP-78240GC-R           |
|   | 68QFJ                      |                           |  | EP-78210L <b>Note</b> 1<br>EP-78240LP-R    |
|   | 74QFP<br>(20 x 20 mm body) |                           |  | EP-78210GJ <b>Notes1,6</b><br>EP-78240GJ-R |
| μPD78218A sub-<br>series<br>μPD78217A<br>μPD78218A<br>μPD78218A<br>μPD78P218A | 64SDIP                     | IE-78240-R                | IE-78240   | EP-78210CWNote 1<br>EP-78240CW-R           |
|   | 64QFP<br>(14 x 14 mm body) |                           |  | EP-78210GCNote 1<br>EP-78240GC-R           |
| μPD78224 sub-<br>series<br>μPD78220<br>μPD78224<br>μPD78P224                  | 84QFJ                      | IE-78220-R<br>IE-78230-R  | IE-78220Note 5<br>IE-78230Note 5                         | EP-78220LNote 1<br>EP-78230LQ-R            |
|   | 64QFP<br>(20 x 20 mm body) |                           |  | EP-78220GJ <b>Notes1,7</b><br>EP-78230GJ-R |
| μPD78234 sub-<br>series   | 80QFP<br>(14 x 14 mm body) | IE-78230-R                | IE-78230   | EP-78230GC-R                               |
| μΡD78233<br>μΡD78234<br>μΡD78237<br>μΡD78238<br>μΡD78Ρ238                     | 84QFJ                      |                           |  | EP-78230LQ-R                               |
|   | 94QFP<br>(20 x 20 mm body) |                           |  | EP-78230GJ-R                               |
|   | 94WQFNNote 3               |                           |  |  |
| μPD78244 sub-<br>series   | 64SDIP                     | IE-78240-R                | IE-78240   | EP-78210CW <b>Note 1</b><br>EP-78240CW-R   |
| μPD78243<br>μPD78244  | 64QFP<br>(14 x 14 mm body) |                           |  | EP-78210GC <b>Note 1</b><br>EP-78240GC-R   |

| Table 9-2. Development Tools (for In-Circuit Emulator Control Program <sup>Note 1</sup> ) |
|---|
|---|

Notes 1. No longer manufactured and not available for purchase.

- 2. The µPD78212 package range comprises 64-pin SDIP, 64-pin QFP, and 74-pin QFP only.
- 3.  $\mu$ PD78P238 only
- 4. IE-78210-R and IE-78240-R require IE-78210 and IE-78240, respectively.
- 5. IE-78220-R and IE-78230-R require IE-78220 and IE-78230, respectively.
- 6. Requires EP-78210L or EP-78240LP-R.
- 7. Requires EP-78220L or EP-78230LQ-R.

| Conversion socketNote | PROM programmer adapter | Assembler | C compiler | C compiler<br>library source file |
|-----------------------|-------------------------|-----------|------------|-----------------------------------|
| _                     | PA-78P214CW             | RA78K/II  | CC78K/II   | CC78K/II-L                        |
|                       | PA-78P214GQ             | -         |            |                                   |
| EV-9200GC-64          | PA-78P214GC             | -         |            |                                   |
| _                     | PA-78P214L              | -         |            |                                   |
| EV-9200G-74           | PA-78P214GJ             | -         |            |                                   |
| _                     | PA-78P214CW             | -         |            |                                   |
| EV-9200GC-64          | PA-78P214GC             | -         |            |                                   |
| _                     | PA-78P224L              |           |            |                                   |
| EV-9200G-94           | PA-78P224GJ             | -         |            |                                   |
| EV-9200GC-80          | PA-78P238GC             | -         |            |                                   |
| _                     | PA78P238LQ              | -         |            |                                   |
| EV-9200G-94           | PA-78P238GJ             | -         |            |                                   |
|                       | PA-78P238KF             |           |            |                                   |
| _                     | -                       |           |            |                                   |
| EV-9200GC-64          | 1                       |           |            |                                   |

**Note** Socket for connecting a QFP emulation probe to the user system. Mounted on the user system board for use.

## 9.2 OUTLINE OF TOOLS

## 9.2.1 Hardware

## (1) Relevant to in-circuit emulator (1/3)

| IE-78240-R-A<br>IE-78230-R-A<br>used in<br>78200-R-BK).              | target device of each en<br>When PC-9800 series of<br>These require the scree<br>the level of source prog<br>combination with them.<br>Simultaneous trace of of<br>efficient debugging and<br>IE-78210-R or IE-78240<br>the board separate | or IBM PC/AT is used as a host machine, these can be used.<br>In debugger and device file separately sold and allow debugging in<br>ram such as C language or structured assembly language by use in<br>ata access and program fetch and C0 coverage function enables   |
|--|--|---|
|  | In-circuit emulator  | Target devices  |
|  | IE-78240-R-A   | μPD78214 sub-series, μPD78218A sub-series,<br>μPD78244 sub-series   |
|  | IE78230-R-A  | $\mu$ PD78224 sub-series, $\mu$ PD78234 sub-series  |
| IE-78240-RNote<br>IE-78210-RNote<br>IE-78230-RNote<br>IE-78220-RNote | below. Purchase of the<br>different 78K/II series ir<br>The in-circuit emulator<br>Connecting the in-circui<br>file exchange with the h<br>Two RS-232-C serial in<br>1500 PROM programme   | the 78K/II series. The target devices of each emulator are shown<br>a separately available emulation board allows conversion to a<br>n-circuit emulator.<br>s connected to a host machine or console to perform debugging.<br>t emulator to a host machine allows symbolic debugging and object<br>tost machine, enabling highly efficient debugging to be performed.<br>terface channels are incorporated, allowing the connection of a PG-<br>er. The IE-78230-R and IE-78240-R also incorporate a Centronics<br>speed object file and symbol file downloading. |
|  | In-circuit emulator  | Target devices  |
|  | IE-78210-R <sup>Note</sup>   | μPD78214 sub-series   |
|  | IE78220-RNote  | μPD78224 sub-series   |

| IE-78230-RNote | $\mu$ PD78224 sub-series, $\mu$ PD78234 sub-series                |
|----------------|---|
| IE-78240-RNote | μPD78214 sub-series, μPD78218A sub-series,<br>μPD78244 sub-series |

(Continued)

**Note** No longer manufactured and not available for purchase.

## (1) Relevant to in-circuit emulator (2/3)

| IE-78240-R-EM<br>IE-78210-R-EMNote<br>IE-78230-R-EM<br>IE-78220-R-EKMNote |  | ies or 78K series in-circuit emulator to upgrade to another lator. For details, see <b>Section 9.3</b> .              |  |
|---|--|---|--|
| IE-78200-R-EMKNote  | Emulation board  | Target devices  |  |
| IE-782K00-R-BK  | IE-78210-R-EMNote  | μPD78214 sub-series   |  |
|   | IE-78220-R-EMNote  | μPD78224 sub-series   |  |
|   | IE-78230-R-EM  | μPD78224 sub-series, μPD78234 sub-series  |  |
|   | IE-78240-R-EM  | μPD78214 sub-series, μPD78218A sub-series,<br>μPD78244 sub-series   |  |
|   |  |   |  |
| EP-78210CW <b>Note</b><br>EP-78240CW-R                                    | Emulation probes for $\mu$ PD78214 sub-series, $\mu$ PD78218A sub-series, and $\mu$ PD78244 sub-series 64-pin shrink DIP.<br>The EP-78240CW-R is a long-cabled version of the EP-78210CW.                                      |   |  |
| EP-78210GC <b>Note</b><br>EP-78240GC-R                                    | Emulation probes for $\mu$ PD78214 sub-series, $\mu$ PD78218A sub-series, and $\mu$ PD78244 sub-series for 64-pin QFP.<br>Used together with the EV-9200GC-64.<br>The EP-78240GC-R is a long-cabled version of the EP-78210GC. |   |  |
| EP-78210GJNote  |  | 214 sub-series 74-pin QFP.<br>-78210L or EP-78240LP-R and the EV-9200G-74.  |  |
| EP-78240GJ-R  | Emulation probe for $\mu$ PD78214 sub-series 74-pin QFP.<br>Used together with the EV-9200G-74.<br>Unlike the EP-78210GJ, this is a stand-alone probe and is easy to handle.   |   |  |
| EP-78210GQ <b>Note</b><br>EP-78240GQ-R                                    |  | 78214 sub-series 64-pin QUIP.<br>ong-cabled version of the EP-78210GQ.  |  |
| EP-78210L <b>Note</b><br>EP-78240LP-R                                     |  | 78214 sub-series 64-pin plastic QFJ.<br>ng-cabled version of the EP-78210L.   |  |
| EP-78220GJ  |  | 224 sub-series 94-pin QFP.<br>-78220L or EP-78230LQ-R and the EV-9200G-94.  |  |
| EP-78230GJ-R  | Used together with the EV  | 3224 sub-series and μPD78234 sub-series 94-pin QFP.<br>-9200G-94.<br>is is a stand-alone probe and is easy to handle. |  |
| EP-78220LNote   | QFJ.   | 3224 sub-series and $\mu$ PD78234 sub-series 84-pin plastic ly being accepted. The EP-78230LQ-R should be ordered     |  |

(Continued)

**Note** No longer manufactured and not available for purchase.

### (1) Relevant to in-circuit emulator (3/3)

| EP-78230LQ-R | Emulation probe for $\mu$ PD78224 sub-series and $\mu$ PD78234 sub-series 84-pin plastic QFJ.<br>The EP-78230LQ-R is a long-cabled version of the EP-78220L for use with the<br>$\mu$ PD78234 sub-series. |  |
|--------------|---|--|
| EP-78230GC-R | Emulation probe for μPD78234 sub-series 80-pin QFP.<br>Use together with the EV-9200GC-80.  |  |
| EV-9200GC-74 | Socket mounted on user system board for 74-pin QFP use.<br>Used together with EP-78210GJ or EP-78240GJ-R.   |  |
| EV-9200GC-80 | Socket mounted on user system board for 80-pin QFP use.<br>Used together with EP-78230GC-R.   |  |
| EV-9200G-94  | Socket mounted on user system board for 94-pin QFP use.<br>Used together with EP-78220GJ or EP-78230GJ-R.   |  |
| EV-9200GC-64 | Socket mounted on user system board for 64-pin QFP use.<br>Used together with EP-78210GC or EP-78240GC-R.   |  |
| EV-9900      | A jig used to remove the $\mu$ PD78P238KF from the EV-9200G-94.<br>A pincer may be a substitute. The use of the EV-9900 facilitates the work. The use<br>of two EV-9900 facilitates the work even more.   |  |

- **Remarks 1.** One EV-9200G-74 and EV-9200GC-64 are provided with the EP-78210GJ, EP-78210GC, EP-78240GC-R, and EP-78240GJ-R.
  - 2. One EV-9200G-94, and EV-9200GC-80 are provided with the EP-78220GJ, EP-78230GJ-R, and EP-78230GC-R.
  - 3. The EV-9200G-74, EV-9200GC-64, EV-9200G-94, and EV-9200GC-80 are sold in sets of five. (ordered in units of a set.)

## (2) PROM write tools

| PG-1500     | PROM programmer which enables an on-chip PROM single-chip microcomputer to be programmed by stand-alone or manipulation from the host machine connecting with an optional board and a programmer adapter separately sold. And typical PROMs of 256K bits to 4M bits are programmable. |
|-------------|---|
| PA-78P214CW | PROM adapter for $\mu PD78P214CW,~78P214DW,~78P218ACW,~and~78P218ADW,~used in combination with PG-1500, etc.$   |
| PA-78P214GC | PROM programmer adapter for $\mu\text{PD78P214GC-AB8}$ and 78P218AGC-ABE, used in combination with PG-1500, etc.  |
| PA-78P214GJ | PROM programmer adapter for $\mu$ PD78P214GJ-5BJ, used in combination with PG-1500, etc.  |
| PA-78P214GQ | PROM programmer adapter for $\mu$ PD78P214GQ-36, used in combination with PG-1500, etc.   |
| PA-78P214L  | PROM programmer adapter for $\mu$ PD78P214L, used in combination with PG-1500, etc.   |
| PA-78P224GJ | PROM programmer adapter for $\mu$ PD78P224GJ-5BG, used in combination with PG-1500, etc.  |
| PA-78P224L  | PROM programmer adapter for $\mu$ PD78P224L, used in combination with PG-1500, etc.   |
| PA-78P238GC | PROM programmer adapter for $\mu$ PD78P238GC-3B9, used in combination with PG-1500, etc.  |
| PA78P238GJ  | PROM programmer adapter for $\mu\text{PD78P238GJ-5BG},$ used in combination with PG-1500, etc.  |
| PA-78P238KF | PROM programmer adapter for $\mu$ PD78P238KF, used in combination with PG-1500, etc.  |
| PA-78P238LQ | PROM programmer adapter for $\mu$ PD78P238LQ, used in combination with PG-1500, etc.  |

## 9.2.2 Software

## (1) Language processing software (1/3)

| 78K/II series relocatable<br>assembler (RA78K/II) | This relocatable assembler can be used for all the 78K/II series products. Its macro functions enhance efficiency in software development. It also includes a structured assembler, which makes the program control structure more comprehensive, thus improving software productivity and maintainability. The relocatable assembler consists of the following programs: |   |
|---|---|---|
|   | Structured assembler<br>preprocessor (program<br>name: ST78K2)  | Converts a source program written in the structured assembler language into a form that can be input to the relocatable assembler.  |
|   | Relocatable assembler<br>(program name:<br>RA78K2)  | Converts a source program written in assembly<br>language into a machine language program,<br>enabling the generation of a relocatable object<br>module file.                           |
|   | Linker (program name:<br>LK78K2)  | Links an object module file, generated by the<br>relocatable assembler, with a library file, to<br>determine the absolute address of the program<br>and to generate a load module file. |
|   | Object converter<br>(program name:<br>OC78K2)   | Converts a load module file, generated by the linker, into a suitable form for downloading to the in-circuit emulator and PROM programmer.  |
|   | Librarian (program<br>name: LB78K2)   | Links object module files, generated by the relocatable assembler, to create a single library file. It also updates the library files.  |
|   | List converter<br>(program name:<br>LCNV78K2)   | Creates an assemble list from the assemble list<br>file output by the relocatable assembler, using<br>the object and load module files. The assemble<br>list contains absolute values.  |
| 78K/II series            | Host machine   | OS  | Distribution medium   | Part number   |
|--------------------------|--|---|---|---|
| relocatable<br>assembler | PC-9800 series   | MS-DOS <sup>TM</sup>  | 8-inch 2DNote 1   | μS5A1RA78K2   |
| (RA78K/II)               |  | (Ver. 3.30 to<br>Ver. 5.00A <b>Note 3</b> )   | 5.25-inch 2HD   | μS5A10RA78K2  |
|                          |  |   | 3.5-inch 2HD  | μS5A13RA78K2  |
|                          | IBM PC/AT or   | See (4).  | 5.25-inch 2DNote 2  | μS7B11RA78K2  |
|                          | compatibles  |   | 5.25-inch 2HC   | μS7B10RA78K2  |
|                          |  |   | 3.5-inch 2HC  | μS7B13RA78K2  |
|                          | HP9000 series 700™   | HP-UX <sup>™</sup> (rel. 9.01)  | DAT   | μS3P16RA78K2  |
|                          | SPARCstation <sup>™</sup>  | SunOS <sup>™</sup> (rel. 4.1.1)   | Cartridge tape  | μS3K15RA78K2  |
|                          | EWS-4800 series (RISC)   | EWS-UX/V (rel. 4.0)   | (QIC-24)  | μS3M15RA78K2  |
| compiler<br>(CC78K/II)   | offers such features as<br>using short direct add<br>effective programming<br>program and a standa | dards, and compiled progr<br>s special function register<br>ressing, and interrupt con<br>and high object efficience<br>rd function object library.<br>(RA78K/II) is necessary. | <sup>,</sup> manipulation, bit mani<br>trol. The use of these<br>y. It also has a start-u | pulation, variables<br>features ensures<br>p routine sample |
|                          | Host machine   | OS  | Distribution medium   | Part number   |
| (CC78K/II)               | PC-9800 series   | MS-DOS (Ver. 3.30 to<br>Ver. 5.00ANote 3)   | 5.25-inch 2HD   | μS5A10CC78K2  |
|                          |  |   | 3.5-inch 2HD  | μS5A13CC78K2  |
|                          | IBM PC/AT or   | See (4).  | 5.25-inch 2DNote 2  | μS7B11CC78K2  |
|                          | compatibles  |   | 5.25-inch 2HC   | μS7B10CC78K2  |
|                          |  |   | 3.5-inch 2HC  | μS7B13CC78K2  |
|                          | HP9000 series 700  | HP-UX (rel. 9.01)   | DAT   | μS3P16CC78K2  |
|                          | SPARCstation   | SunOS (rel. 4.1.1)  | Cartridge tape  | μS3K15CC78K2  |
|                          | EWS-4800 series (RISC)   | EWS-UX/V (rel. 4.0)   | (QIC-24)  | μS3M15CC78K2  |

#### (1) Language processing software (2/3)

- Notes 1. The 8-inch 2D model has been superseded by the 5.25-inch 2HD and 3.5-inch 2HD models. Those users who have already purchased an 8-inch 2D model will be supplied with a 5.25-inch 2HD or 3.5-inch 2HD model when the product is next upgraded.
  - 2. The 5.25-inch 2D model is no longer available. Those users who have already purchased a 5.25-inch 2D model will be supplied with a 5.25-inch 2HC or 3.5-inch 2HC model when the product is next upgraded.
  - **3.** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.

\*

\*

\*

#### (1) Language processing software (3/3)

| 78K/II series<br>C compiler         | This source program is used to modify the libraries supplied with CC78K/II to satisfy user specifications. |   |                     |                |
|-------------------------------------|--|---|---------------------|----------------|
| library source<br>file (CC78K/II-L) | Host machine   | OS                                      | Distribution medium | Part number    |
|                                     | PC-9800 series   | MS-DOS (Ver. 3.30 to<br>Ver. 5.00ANote) | 5.25-inch 2HD       | μS5A10CC78K2-L |
|                                     |  |   | 3.5-inch 2HD        | μS5A13CC78K2-L |
|                                     | IBM PC/AT or   | See (4).                                | 5.25-inch 2HC       | μS7B10CC78K2-L |
|                                     | compatibles  |   | 3.5-inch 2HC        | μS7B13CC78K2-L |
|                                     | HP9000 series 700  | HP-UX (rel. 9.01)                       | DAT                 | μS3P16CC78K2-L |
|                                     | SPARCstation   | SunOS (rel. 4.1.1)                      | Cartridge tape      | μS3K15CC78K2-L |
|                                     | EWS-4800 series (RISC)   | EWS-UX/V (rel. 4.0)                     | (QIC-24)            | μS3M15CC78K2-L |

**Note** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.

#### (2) Software for the in-circuit emulator (1/2)

| Screen debugger<br>(SD78K/II) | This program controls the in-circuit emulator for the 78K/II series when used together with the device file. It can be used when the in-circuit emulator has been upgraded to IE-78230-R-A or IE-78240-R-A class and a PC-9800 series or IBM PC/AT computer is being used as a host computer. This debugger can debug source programs written in C, structured assembly language, and assembly language. Its split screen function, by which the screen is split into sections to enable the simultaneous display of different information, makes debugging more efficient. |                                 |                       |                 |  |
|-------------------------------|---|---------------------------------|-----------------------|-----------------|--|
|                               | Host machine  | OS                              | Distribution medium   | Part number     |  |
|                               | PC-9800 series  | MS-DOS (Ver. 3.30 to            | 5.25-inch 2HD         | μS5A10SD78K2    |  |
|                               |   | Ver. 5.00ANote)                 | 3.5-inch 2HD          | μS5A13SD78K2    |  |
|                               | IBM PC/AT or  | See (4).                        | 5.25-inch 2HC         | μS7B10SD78K2    |  |
|                               | compatibles   |                                 | 3.5-inch 2HC          | μS7B13SD78K2    |  |
| Device file                   | This is used together<br>μPD78214 sub-series  | r with the screen debugge<br>s. | r (SD78K/II) to debug | programs of the |  |
| DF78220<br>DF78230            | Host machine  | OS                              | Distribution medium   | Part number     |  |
| DF78230<br>DF78240            |   | MS-DOS (Ver. 3.30 to            | 5.25-inch 2HD         | μS5A10DF78210   |  |
|                               |   | Ver. 5.00ANote)                 | 3.5-inch 2HD          | μS5A13DF78210   |  |
|                               | IBM PC/AT or See (4). compatibles   | See (4).                        | 5.25-inch 2HC         | μS7B10DF78210   |  |
|                               |   |                                 | 3.5-inch 2HC          | μS7B13DF78210   |  |
|                               | PC-9800 series MS-DOS (Ver. 3.30 to Ver. 5.00ANote)   | -                               | 5.25-inch 2HD         | μS5A10DF78220   |  |
|                               |   | 3.5-inch 2HD                    | μS5A13DF78220         |                 |  |
|                               | IBM PC/AT or  | See (4).                        | 5.25-inch 2HC         | μS7B10DF78220   |  |
|                               | compatibles   |                                 | 3.5-inch 2HC          | μS7B13DF78220   |  |
|                               | PC-9800 series  | MS-DOS (Ver. 3.30 to            | 5.25-inch 2HD         | μS5A10DF78230   |  |
|                               |   | Ver. 5.00ANote)                 | 3.5-inch 2HD          | μS5A13DF78230   |  |
|                               | IBM PC/AT or  | See (4).                        | 5.25-inch 2HC         | μS7B10DF78230   |  |
|                               | compatibles   |                                 | 3.5-inch 2HC          | μS7B13DF78230   |  |
|                               | PC-9800 series  | MS-DOS (Ver. 3.30 to            | 5.25-inch 2HD         | μS5A10DF78240   |  |
|                               |   | Ver. 5.00ANote)                 | 3.5-inch 2HD          | μS5A13DF78240   |  |
|                               | IBM PC/AT or  | See (4).                        | 5.25-inch 2HC         | μS7B10DF78240   |  |
|                               | compatibles   |                                 | 3.5-inch 2HC          | μS7B13DF78240   |  |

**Note** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.

\*

\*

\*

\*

#### (2) Software for the in-circuit emulator (2/2)

| In-circuit emulator<br>control program | machine. It can | This program enables control of the in-circuit emulator for the 78K/II series from the host machine. It can automatically execute commands, thus enhancing efficiency in debugging. The following programs are available, depending on the type of in-circuit emulator: |  |                                 |                   |  |  |
|--|-----------------|---|--|---------------------------------|-------------------|--|--|
| IE78220                                | Emulator        | Host machine  | OS   | Distribution medium             | Part number       |  |  |
| IE78234<br>IE78240                     | IE-78210-R      | PC-9800 series  | MS-DOS                                       | 8-inch 2DNote 1                 | μS5A1IE78210-P0   |  |  |
|  | IE-78210-R-EM   |   | (Ver. 3.10 to<br>Ver. 5.00A <b>Note 2</b> )  | 5.25-inch 2HD                   | μS5A10IE78210-P0  |  |  |
|  |                 |   |  | 3.5-inch 2HD                    | μS5A13IE78210     |  |  |
|  |                 | IBM PC/AT or  | See (4).                                     | 5.25-inch 2DNote 3              | μS7B11IE78210-P0  |  |  |
|  |                 | compatibles   |  | 5.25-inch 2HC                   | μS7B10IE78210     |  |  |
|  |                 |   |  | 3.5-inch 2HC                    | μS7B13IE78210     |  |  |
|  | IE-78220-R      | PC-9800 series  | MS-DOS                                       | 8-inch 2DNote 1                 | μS5A1IE78220-P0   |  |  |
|  | IE-78220-R-EM   |   | (Ver. 3.10 to<br>Ver. 5.00A <b>Note 2</b> )  | 5.25-inch 2HD                   | μS5A10IE78220-P0  |  |  |
|  |                 |   |  | 3.5-inch 2HD                    | μS5A13IE78220     |  |  |
|  |                 | IBM PC/AT or compatibles  | See (4).                                     | 5.25-inch 2D <b>Note 3</b> μS7Ε | μS7B11IE78220-P0  |  |  |
|  |                 |   |  | 5.25-inch 2HC                   | μS7B10IE78220-P02 |  |  |
|  |                 |   |  | 3.5-inch 2HC                    | μS7B13IE78220-P0  |  |  |
|  | IE-78230-R      | (\  | MS-DOS<br>(Ver. 3.10 to<br>Ver. 5.00ANote 2) | 8-inch 2DNote 1                 | μS5A1IE78230      |  |  |
|  | IE-78230-R-EM   |   |  | 5.25-inch 2HD                   | μS5A10IE78230     |  |  |
|  |                 |   |  | 3.5-inch 2HD                    | μS5A13IE78230     |  |  |
|  |                 | IBM PC/AT or  | See <b>(4)</b> .                             | 5.25-inch 2DNote 3              | μS7B11IE78230     |  |  |
|  |                 | compatibles   | compatibles                                  | 5.25-inch 2HC                   | μS7B10IE78230     |  |  |
|  |                 |   |  | 3.5-inch 2HC                    | μS7B13IE78230     |  |  |
|  | IE-78240-R      | PC-9800 series  | MS-DOS                                       | 8-inch 2DNote 1                 | μS5A1IE78240      |  |  |
|  | IE-78240-R-EM   |   | (Ver. 3.10 to<br>Ver. 5.00A <b>Note 2</b> )  | 5.25-inch 2HD                   | μS5A10IE78240     |  |  |
|  |                 |   | von. 0.00/( )                                | 3.5-inch 2HD                    | μS5A13IE78240     |  |  |
|  |                 | IBM PC/AT or  | See (4).                                     | 5.25-inch 2DNote 3              | μS7B11IE78240     |  |  |
|  | compatibles     | compatibles   |  | 5.25-inch 2HC                   | μS7B10IE78240     |  |  |
|  |                 |   |  | 3.5-inch 2HC                    | μS7B13IE78240     |  |  |

- **Notes 1.** The 8-inch 2D model has been superseded by the 5.25-inch 2HD and 3.5-inch 2HD models. Those users who have already purchased an 8-inch 2D model will be supplied with a 5.25-inch 2HD or 3.5-inch 2HD model when the product is next upgraded.
  - **2.** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.
  - **3.** The 5.25-inch 2D model is no longer available. Those users who have already purchased a 5.25-inch 2D model will be supplied with a 5.25-inch 2HC or 3.5-inch 2HC model when the product is next upgraded.

\*

\*

\*

#### (3) Software for the PROM Programmer

| PG-1500<br>controller |                | This program provides the serial and parallel interfaces between PG-1500 and the host machine, enabling the host machine to control the PG-1500. |                     |              |  |  |
|-----------------------|----------------|--|---------------------|--------------|--|--|
|                       | Host machine   | OS   | Distribution medium | Part number  |  |  |
|                       | PC-9800 series | s MS-DOS (Ver. 3.10 to   | 5.25-inch 2HD       | μS5A10PG1500 |  |  |
|                       |                | Ver. 5.00A <b>Note 1</b> )   | 3.5-inch 2HD        | μS5A13PG1500 |  |  |
|                       | IBM PC/AT or   | IBM PC/AT or See (4).<br>compatibles   | 5.25-inch 2DNote 2  | μS7B11PG1500 |  |  |
|                       | compatibles    |  | 5.25-inch 2HC       | μS7B10PG1500 |  |  |
|                       |                |  | 3.5-inch 2HC        | μS7B13PG1500 |  |  |

- **Notes 1.** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.
  - 2. The 5.25-inch 2D model is no longer available. Those users who have already purchased a 5.25-inch 2D model will be supplied with a 5.25-inch 2HC or 3.5-inch 2HD model when the product is next upgraded.

#### (4) OS for the IBM PC

The following OSs are supported for the IBM PC:

| OS                           | Version  |
|------------------------------|--|
|                              |  |
| PC DOS <sup>TM</sup>         | Ver. 3.1 to Ver. 6.3<br>J6.1/VNote 2 to J6.3/VNote 2 |
| Windows <sup>TM</sup> Note 1 | Ver. 3.1   |
| MS-DOS                       | Ver. 5.0 to Ver. 6.2<br>5.0/VNote 2 to 6.2/VNote 2   |
| IBM DOS <sup>TM</sup>        | J5.02/VNote 2  |
|                              |  |

- Notes 1. PC DOS and Windows are used together for the fuzzy knowledge-data creation tool.
  - 2. Only English-version systems are supported.
- Caution Versions 5.00 and later feature a task swap function. However, the task swap function cannot be used with this software.

#### 9.3 UPGRADING OTHER IN-CIRCUIT EMULATORS TO 78K/II SERIES LEVEL

The 78K series and 75X series in-circuit emulators can be upgraded to the level of the 78K/II series by replacing their internal boards with an optional board.

Note that the upgraded in-circuit emulator requires an appropriate new control program.

| Emulator   | IE group number | Required board                       | Remarks   |
|--|-----------------|--------------------------------------|---|
| IE-78230-R-A<br>IE-78140-R   | 1               | IE-78240-R-EM                        | _   |
| IE-78240-RNote 1   | 2               | IE-78200-R-BK                        | _   |
| IE-78112-RNote 1<br>IE-78210-RNote 1<br>IE-78220-RNote 1<br>IE-78310-RNote 1<br>IE-78310A-R  | 3               | IE-78200-R-BK<br>IE-78240-R-EMNote 2 | The high-speed download function is not<br>supported. Those users who are also using<br>an in-circuit emulator of IE group 1, 2, or 4,<br>are recommended to upgrade these emulators<br>also. Those users with an in-circuit emulator<br>of IE group 1 do not need to purchase the IE-<br>78200-R-BK (the IE-78200-R-BK board is built<br>into the IE group 1 in-circuit emulator). |
| IE-75000-R<br>IE-75001-R<br>IE-78000-R<br>IE-78130-R<br>IE-78230-RNote 1<br>IE-78320-RNote 1<br>IE-78327-R<br>IE-78330-R<br>IE-78350-R<br>IE-78600-R | 4               | IE-78200-R-BK<br>IE-78240-R-EM       | Those users with an in-circuit emulator of IE<br>group 1 do not need to purchase the<br>IE-78200-R-BK (the IE-78200-R-BK board is<br>built into the IE group 1 in-circuit emulator).  |

#### 9.3.1 Upgrading to IE-78240-R-A Level

**Notes 1.** This product is no longer produced, and is not available from NEC.

2. This board is used for emulation for the  $\mu$ PD78214 sub-series. Those users who already have the IE-78210-R-EM<sup>Note 1</sup> do not have to purchase this board.

| Emulator   | IE group number | Required board                             | Remarks   |
|--|-----------------|--|---|
| IE-78112-RNote 1<br>IE-78210-RNote 1<br>IE-78220-RNote 1   | 1               | IE-78240-R-EMNote 2                        | The high-speed download function is not<br>supported. Those users who are also using<br>an in-circuit emulator of IE group 4, are<br>recommended to upgrade to IE group 4 level.  |
| IE-78130-R<br>IE-78230-RNote 1   | 2               | IE-78240-R-EM                              |   |
| IE-78310-RNote 1<br>IE-78310A-R  | 3               | IE-78200-R-EMNote 1<br>IE-78240-R-EMNote 2 | The high-speed download function is not<br>supported. Those users who have an in-<br>circuit emulator of IE group 1 do not need to<br>purchase the IE-78200-R-EM (the IE-78200-R-<br>EM board is built into the IE group 1 in-circuit<br>emulator). |
| IE-75000-R<br>IE-75001-R<br>IE-78000-R<br>IE-78320-RNote 1<br>IE-78327-R<br>IE-78330-R<br>IE-78350-R<br>IE-78600-R | 4               | IE-78200-R-EMNote 1<br>IE-78240-R-EM       | Those users who have an in-circuit emulator<br>of IE group 1 do not need to purchase the<br>IE-78200-R-EM (the IE-78200-R-EM board is<br>built into the IE group 1 in-circuit emulator).  |
| IE-78140-R<br>IE-78230-R-A   | 5               | IE-78200-R-EMNote 1<br>IE-78240-R-EM       | Upgrading to IE-78240-R-A level is recommended.   |

#### 9.3.2 Upgrading to IE-78240-R<sup>Note 1</sup> Level

Notes 1. This product is no longer produced, and is not available from NEC.

2. This board is used for emulation for the  $\mu$ PD78214 sub-series. Those users who already have the IE-78210-R-EM<sup>Note 1</sup> do not have to purchase this board.

#### 9.3.3 Upgrading to IE-78230-R-A Level

| Emulator   | IE group number | Required board                       | Remarks   |
|--|-----------------|--------------------------------------|---|
| IE-78240-R-A<br>IE-78140-R   | 1               | IE-78230-R-EM                        | _   |
| IE-78230-RNote 1   | 2               | IE-78200-R-BK                        | _   |
| IE-78112-RNote 1<br>IE-78210-RNote 1<br>IE-78220-RNote 1<br>IE-78310-RNote 1<br>IE-78310A-R  | 3               | IE-78200-R-BK<br>IE-78230-R-EMNote 2 | The high-speed download function is not<br>supported. Those users who are also using<br>an in-circuit emulator of IE group 1, 2, or 4,<br>are recommended to upgrade these emulators<br>also. Those users with an in-circuit emulator<br>of IE group 1 do not need to purchase the IE-<br>78200-R-BK (the IE-78200-R-BK board is built<br>into the IE group 1 in-circuit emulator). |
| IE-75000-R<br>IE-75001-R<br>IE-78000-R<br>IE-78130-R<br>IE-78240-R<br>IE-78320-RNote 1<br>IE-78327-R<br>IE-78330-R<br>IE-78350-R<br>IE-78600-R | 4               | IE-78200-R-BK<br>IE-78230-R-EM       | Those users with an in-circuit emulator of IE<br>group 1 do not need to purchase the<br>IE-78200-R-BK (the IE-78200-R-BK board is<br>built into the IE group 1 in-circuit emulator).  |

Notes 1. This product is no longer produced, and is not available from NEC.

2. This board is used for emulation for the  $\mu$ PD78224 sub-series. Those users who already have the IE-78220-R-EM<sup>Note 1</sup> do not have to purchase this board.

| Emulator   | IE group number | Required board                             | Remarks   |
|--|-----------------|--|---|
| IE-78112-RNote 1<br>IE-78210-RNote 1<br>IE-78220-RNote 1   | 1               | IE-78230-R-EMNote 2                        | The high-speed download function is not<br>supported. Those users who are also using<br>an in-circuit emulator of IE group 4, are<br>recommended to upgrade to IE group 4 level.  |
| IE-78130-R<br>IE-78240-RNote 1   | 2               | IE-78230-R-EM                              |   |
| IE-78310-RNote 1<br>IE-78310A-R  | 3               | IE-78200-R-EMNote 1<br>IE-78230-R-EMNote 2 | The high-speed download function is not<br>supported. Those users who have an in-<br>circuit emulator of IE group 1 do not need to<br>purchase the IE-78200-R-EM (the IE-78200-R-<br>EM board is built into the IE group 1 in-circuit<br>emulator). |
| IE-75000-R<br>IE-75001-R<br>IE-78000-R<br>IE-78320-RNote 1<br>IE-78327-R<br>IE-78330-R<br>IE-78350-R<br>IE-78600-R | 4               | IE-78200-R-EMNote 1<br>IE-78230-R-EM       | Those users who have an in-circuit emulator<br>of IE group 1 do not need to purchase the<br>IE-78200-R-EM (the IE-78200-R-EM board is<br>built into the IE group 1 in-circuit emulator).  |
| IE-78140-R<br>IE-78240-R-A   | 5               | IE-78200-R-EMNote 1<br>IE-78230-R-EM       | Upgrading to IE-78230-R-A level is recommended.   |

#### 9.3.4 Upgrading to IE-78230-RNote 1 Level

Notes 1. This product is no longer produced, and is not available from NEC.

2. This board is used for emulation for the  $\mu$ PD78224 sub-series. Those users who already have the IE-78220-R-EM<sup>Note 1</sup> do not have to purchase this board.

| Emulator   | IE group number | Required board                       | Remarks  |
|--|-----------------|--------------------------------------|--|
| IE-78112-RNote 1<br>IE-78210-RNote 1   | 1               | IE-78220-R-EMNote 2                  |  |
| IE-78310-R <b>Note 1</b><br>IE-78310A-R  | 2               | IE-78200-R-EM<br>IE-78220-R-EMNote 2 | Those users who have an in-circuit emulator<br>of IE group 1 do not need to purchase the<br>IE-78200-R-EM (the IE-78200-R-EM board is<br>built into the IE group 1 in-circuit emulator). |
| IE-75000-R<br>IE-75001-R<br>IE-78000-R<br>IE-78130-R<br>IE-78140-R<br>IE-78230-RNote 1<br>IE-78230-R-A<br>IE-78240-RNote 1<br>IE-78240-R-A<br>IE-78320-RNote 1<br>IE-78327-R<br>IE-78330-R<br>IE-78350-R<br>IE-78600-R | 3               |                                      | Upgrading to IE-78220-R level is not allowed.<br>Upgrading to IE-78230-R-A is recommended.   |

#### 9.3.5 Upgrading to IE-78220-RNote 1 Level

Notes 1. This product is no longer produced, and is not available from NEC.

2. This board is no longer produced, and is not available from NEC. Those users who do not have the IE-78220-R-EM, are recommended to upgrade to the IE-78230-R-A level, which includes the functions of IE-78230-R.

| Emulator   | IE group number | Required board                             | Remarks  |
|--|-----------------|--|--|
| IE-78112-RNote 1<br>IE-78220-RNote 1   | 1               | IE-78210-R-EMNote 2                        | _  |
| IE-78310-R <b>Note 1</b><br>IE-78310A-R  | 2               | IE-78200-R-EMNote 1<br>IE-78210-R-EMNote 2 | Those users who have an in-circuit emulator<br>of IE group 1 do not need to purchase the<br>IE-78200-R-EM (the IE-78200-R-EM board is<br>built into the IE group 1 in-circuit emulator). |
| IE-75000-R<br>IE-75001-R<br>IE-78000-R<br>IE-78130-R<br>IE-78140-R<br>IE-78230-RNote 1<br>IE-78230-R-A<br>IE-78240-RNote 1<br>IE-78320-RNote 1<br>IE-78327-R<br>IE-78330-R<br>IE-78350-R<br>IE-78600-R | 3               |  | Upgrading to IE-78210-R level is not allowed.<br>Upgrading to IE-78240-R-A is recommended.   |

#### 9.3.6 Upgrading to IE-78210-RNote 1 Level

Notes 1. This product is no longer produced, and is not available from NEC.

2. This board is no longer produced, and is not available from NEC. Those users who do not have the IE-78210-R-EM, are recommended to upgrade to the IE-78240-R-A level, which includes the functions of IE-78240-R.

[MEMO]

### CHAPTER 10 BUILT-IN SOFTWARE

#### 10.1 REAL-TIME OS

| Real-time OS<br>(RX78K/II) | <ul> <li>The RX78K/II is intended to achieve a multitask environment for control fields which require real-time control. CPU idle time can be assigned to other processing, allowing overall system performance to be improved.</li> <li>The RX78K/II offers 31 system calls compliant with the μITRON specifications.</li> <li>The RX78K/II package provides a tool (configurator) to create the RX78K/II nucleus and multiple information tables.</li> <li>However, the use of this requires RAM of 1K byte or more<sup>Note 1</sup>.</li> </ul> |   |                     |               |
|----------------------------|--|---|---------------------|---------------|
|                            | Host machine   | OS  | Distribution medium | Part number   |
|                            | PC-9800 series   | MS-DOS                                      | 5.25-inch 2HD       | μS5A10RX78217 |
|                            |  | (Ver. 3.30 to<br>Ver. 5.00A <b>Note 2</b> ) | 3.5-inch 2HD        | μS5A13RX78217 |
|                            | IBM PC/AT or See Section 9.2.2 (4).  | 5.25-inch 2HC                               | μS7B10RX78217       |               |
|                            | compatibles  |   | 3.5-inch 2HC        | μS7B13RX78217 |
|                            | HP9000 series 700  | HP-UX (rel. 9.01)                           | DAT                 | μS3P16RX78217 |
|                            | SPARCstation   | SunOS (rel. 4.1.1)                          | Cartridge tape      | μS3K15RX78217 |
|                            | EWS-4800 series<br>(RISC)  | EWS-UX/V (rel. 4.0)                         | (QIC-24)            | μS3M15RX78217 |

**Notes 1.** Target devices: µPD78217A, 78218A, 78P218A, 78237, 78238, 78P238

- **2.** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.
- Caution To purchase the RX78K/II, you need to fill in a purchase form and enter into a use authorization contract in advance.
- **Remark** When the RX78K/II real-time OS is used, the RA78K/II assembler package (available separately) is necessary.

\*

\*

\*

\*

#### 10.2 FUZZY INFERENCE DEVELOPMENT SUPPORT SYSTEM

| Fuzzy know-<br>ledge-data   | Supports input and editing, as well as the evaluation (simulation) of fuzzy knowledge-data (fuzzy rules and membership functions).                   |   |                     |              |  |
|-----------------------------|--|---|---------------------|--------------|--|
| creation tool               | Host machine   | OS  | Distribution medium | Part number  |  |
|                             | PC-9800 series   | MS-DOS  | 5.25-inch 2HD       | μS5A10FE9000 |  |
|                             |  | (Ver. 3.30 to<br>Ver. 5.00A <sup>Note</sup> ) | 3.5-inch 2HD        | μS5A13FE9000 |  |
|                             | IBM PC/AT or   | See Section 9.2.2 (4).                        | 5.25-inch 2HC       | μS7B10FE9200 |  |
|                             | compatibles  |   | 3.5-inch 2HC        | μS7B13FE9200 |  |
| Translator                  | This program converts fuzzy knowledge-data, obtained with the fuzzy knowledge-data creation tool, into an assembler source program for the RA78K/II. |   |                     |              |  |
|                             | Host machine   | OS  | Distribution medium | Part number  |  |
|                             | PC-9800 series   | MS-DOS  | 5.25-inch 2HD       | μS5A10FT9080 |  |
|                             |  | (Ver. 3.30 to<br>Ver. 5.00A <b>N</b> ote)     | 3.5-inch 2HD        | μS5A13FT9080 |  |
|                             | IBM PC/AT or S   | See Section 9.2.2 (4).                        | 5.25-inch 2HC       | μS7B10FT9085 |  |
|                             | compatibles  |   | 3.5-inch 2HC        | μS7B13FT9085 |  |
| Fuzzy inference<br>module   | This program performs fuzzy inference by linking with the fuzzy knowledge data converted by the translator.  |   |                     |              |  |
| (FI78K/II)                  | Host machine   | OS  | Distribution medium | Part number  |  |
|                             | PC-9800 series   | MS-DOS  | 5.25-inch 2HD       | μS5A10FI78K2 |  |
|                             |  | (Ver. 3.30 to<br>Ver. 5.00A <b>N</b> ote)     | 3.5-inch 2HD        | μS5A13FI78K2 |  |
|                             | IBM PC/AT or   | See Section 9.2.2 (4).                        | 5.25-inch 2HC       | μS7B10FI78K2 |  |
|                             | compatibles  |   | 3.5-inch 2HC        | μS7B13FI78K2 |  |
| Fuzzy inference<br>debugger | This program performs fuzzy inference by linking with the fuzzy knowledge-data at the hardware level, using the in-circuit emulator.                 |   |                     |              |  |
| (FD78K/II)                  | Host machine   | OS  | Distribution medium | Part number  |  |
|                             | PC-9800 series   | MS-DOS  | 5.25-inch 2HD       | μS5A10FD78K2 |  |
|                             |  | (Ver. 3.30 to<br>Ver. 5.00A <b>Note</b> )     | 3.5-inch 2HD        | μS5A13FD78K2 |  |
|                             | IBM PC/AT or   | See Section 9.2.2 (4).                        | 5.25-inch 2HC       | μS7B10FD78K2 |  |
|                             | compatibles  |   | 3.5-inch 2HC        | μS7B13FD78K2 |  |

**Note** Versions 5.00 and 5.00A feature a task swap function. However, the task swap function cannot be used with this software.

# APPENDIX A INDEX OF INSTRUCTIONS (MNEMONICS CLASSIFIED BY FUNCTION)

#### [8-bit data transfer instructions]

| MOV 1 | 44 |
|-------|----|
| XCH 1 | 45 |

#### [16-bit data transfer instructions]

#### [8-bit operation instructions]

| ADD  | 149 |
|------|-----|
| ADDC | 150 |
| SUB  | 151 |
| SUBC | 152 |
| AND  | 153 |
| OR   | 154 |
| XOR  | 155 |
| CMP  | 156 |

#### [16-bit operation instructions]

| ADDW | 158 |
|------|-----|
| SUBW | 159 |
| CMPW | 160 |

#### [Multiplication/division instructions]

| MULU  | 162 |
|-------|-----|
| DIVUW | 163 |

#### [Increment/decrement instructions]

| INC 16  | 5 |
|---------|---|
| DEC     | 6 |
| INCW 16 | 7 |
| DECW 16 | 8 |

#### [Shift/rotate instructions]

| ROR 170  | 0      |
|----------|--------|
| ROL 17   | 1      |
| RORC 172 | 2      |
| ROLC     | 3      |
| SHR      | 4      |
|          |        |
| SHL      | 5      |
| SHL      |        |
|          | 6      |
| SHRW     | 6<br>7 |

#### [BCD adjustment instructions]

| ADJBA | 181 |
|-------|-----|
| ADJBS | 182 |

#### [Bit manipulation instructions]

| MOV1 1 | 84 |
|--------|----|
| AND1 1 | 85 |
| DR11   | 86 |
| (OR1 1 | 87 |
| SET1 1 | 88 |
| CLR1 1 |    |
| NOT1 1 | 90 |

#### [Call/return instructions]

| CALL 1  | 192 |
|---------|-----|
| CALLF 1 |     |
| CALLT 1 |     |
| 3RK 1   |     |
| RET 1   |     |
| RETI 1  |     |
| RETB 1  | 198 |

#### [Stack manipulation instructions]

| PUSH 2         | 200 |
|----------------|-----|
| POP            | 201 |
| MOVW SP, src 2 | 202 |
| MOVW AX, SP 2  | 202 |
| INCW SP 2      | 203 |
| DECW SP 2      | 204 |

#### [Unconditional branch instructions]

| BR | <br>206 |
|----|---------|
|    |         |

#### [Conditional branch instructions]

| BC    | . 208 |
|-------|-------|
| BL    | . 208 |
| BNC   | . 209 |
| BNL   | . 209 |
| BZ    | . 210 |
| BE    | . 210 |
| BNZ   | . 211 |
| BNE   | . 211 |
| BT    | . 212 |
| BF    | . 213 |
| BTCLR | . 214 |
| DBNZ  | . 215 |

### [CPU control instructions]

| MOV STBC, #byte | 217 |
|-----------------|-----|
| SEL RBn         | 218 |
| NOP             | 219 |
| EI              | 220 |
| DI              | 221 |

# APPENDIX B INDEX OF INSTRUCTIONS (MNEMONICS IN ALPHABETICAL ORDER)

# [A]

| ADD     | 149 |
|---------|-----|
| ADDC 1  |     |
| ADDW 1  |     |
| ADJBA 1 |     |
| ADJBS 1 |     |
| AND 1   |     |
| AND1    | 185 |

# [B]

| BC<br>BE<br>BF<br>BL<br>BNC<br>BNE<br>BNL<br>BNZ<br>BR<br>BRK<br>BT | 210<br>213<br>208<br>209<br>211<br>209<br>211<br>209<br>211<br>206<br>195<br>212 |
|---|--|
| BT<br>BTCLR<br>BZ   |  |
|   |  |

# [C]

| CALL     |    |
|----------|----|
| CALLF 19 | 93 |
| CALLT 19 | 94 |
| CLR1 18  | 39 |
| CMP      |    |
| CMPW     | 60 |

# [D]

| DBNZ    |     |
|---------|-----|
| DEC     |     |
| DECW    |     |
| DECW SP |     |
| DI      |     |
| DIVUW   | 163 |

## [E]

| El | 20 |
|----|----|
|----|----|

## [I]

| INC     | 165 |
|---------|-----|
| INCW    | 167 |
| INCW SP | 203 |

## [M]

| MOV             | 144 |
|-----------------|-----|
| MOV STBC, #byte | 217 |
| MOV1            | 184 |
| MOVW            | 147 |
| MOVW AX, SP     | 202 |
| MOVW SP, src    | 202 |
| MULU            | 162 |

# [N]

| NOP  | 219 |
|------|-----|
| NOT1 | 190 |

# [0]

| OR  | 154 |
|-----|-----|
| OR1 | 186 |

# [P]

| POP  | 201 |
|------|-----|
| PUSH | 200 |

# [R]

| RET  | 196 |
|------|-----|
| RETB | 198 |
| RETI | 197 |
| ROL  | 171 |
| ROL4 | 179 |
| ROLC |     |
| ROR  |     |
| ROR4 | 178 |
| RORC | 172 |
|      |     |

## [S]

| SEL RBn  | 3 |
|----------|---|
| SET1     | 3 |
| SHL 175  | ; |
| SHLW 177 | , |
| SHR      | ŀ |
| SHRW 176 | 5 |
| SUB      |   |
| SUBC 152 | 2 |
| SUBW     | ) |
|          |   |

# [X]

| XCH  | 145 |
|------|-----|
| XOR  | 155 |
| XOR1 | 187 |

## APPENDIX C REVISION HISTORY

A revision history is shown below. Chapters described in the revised-chapter column indicate those for the corresponding edition.

| Edition | Major changes  | Revised chapter |
|---------|--|-----------------|
| Fifth   | <ul> <li>The 68-pin PLCC has been changed to the 68-pin plastic QFJ.</li> <li>The 64-pin ceramic LCC with window has been changed to the 64-pin ceramic WQFN.</li> <li>The IBM PC series has been changed to the IBM PC/AT.</li> </ul>   | Throughout      |
|         | Cautions and remarks have been added to Section 4.1.3.   | Chapter 4       |
|         | The instruction code of BT has been modified in <b>Section 7.2.3</b> .   | Chapter 7       |
|         | <ul> <li>Table 9-1 has been divided into a table for the screen debugger and a table for the in-circuit emulator control program.</li> <li>Descriptions related to the EV-9900, HP9000 series 300, SPARCstation, and EWS-4800 series have been added.</li> <li>Description related to IBM PC/AT has been added to the screen debugger and device file.</li> </ul>  | Chapter 9       |
|         | Chapter 10 has been added.   | Chapter 10      |
| Sixth   | A disaster/crime prevention unit has been added as a special product in applications of the $\mu$ PD78214 sub-series, $\mu$ PD78218A sub-series, and $\mu$ PD78234 sub-series.   | Chapter 1       |
|         | (Z, AC, and CY flags also do not change) has been added to the sentence,<br>"If the second operand (cnt) is 0, no processing is performed." in<br>[Description] of ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, and SHLW.   | Chapter 8       |
|         | <ul> <li>Description related to the 3.5-inch 2HC has been added to the IBM PC/AT.</li> <li>The HP9000 series 300 has been changed to the HP9000 series 700.</li> <li>The screen debugger of IBM PC/AT and the 5.25-inch 2HC of the device file have been already developed.</li> <li>(4) OS for the IBM PC has been added.</li> <li>The Fuzzy inference debugger (FD78K/II) has been already developed.</li> </ul> | Chapter 9       |
|         | Appendix C has been added.   | Appendix C      |

[MEMO]