CRAY-2[®] Computer Systems Functional Description Manual

HR-02000-0D

Cray Research, Inc.

RD-9248-00-N04

(

Record of Revision

Each time this manual is revised and reprinted, all changes issued against the previous version are incorporated into the new version and the new version is assigned an alphabetic level which is indicated in the publication number on each page of the manual.

Changes to part of a page are indicated by a change bar in the margin directly opposite the change. A change bar in the footer indicates that most, if not all, of the page is new. If the manual is rewritten, the revision level changes but the manual does not contain change bars.

REVISION	DESCRIPTION
	May 1985 - Original printing.
Α	October 1986 - This reprint with revision corrects various errata and improves the format of the manual. New instructions and CAL examples were added to section 3. A reference to pseudobanking was added to section 4. The name of a controller was changed to External I/O controller from Front-end Interface due to confusion with another device. All previous versions are obsolete. All trademarks are now documented on the back of the title page.
B	February 1987 - This reprint with revision incorporates the HSX channel and the 128- Mword Common Memory four-processor and two-processor versions of the CRAY-2 computer system.
С	July 1987 - This reprint with revision incorporates the 64-Mword static Common Memory two-processor and the 128-Mword static Common Memory four-processor versions of the CRAY-2 computer system. It also removes reference to the 128-Mword dynamic Common Memory two- and four-processor CRAY-2 computer systems.
01	November 1988 - This change packet incorporates the 512-Mword dynamic Common Memory four-processor version of the CRAY-2 computer system. It also contains information on the increased buffer size for the CRAY-2 computer system.
D	June 1989 - This reprint with revision adds information on vector tailgating and Shared registers now offered on the CRAY-2 computer system. It also incorporates various technical corrections and change packet 01. The publication number has been changed from HR-2000 C to HR-02000-0D.

PREFACE

This manual describes the functions of the CRAY-2 computer system and the Cray Assembly Language (CAL) version 2 symbolic machine instructions specifically used with this machine. It is written to assist programmers and engineers, and the manual assumes the readers have a familiarity with digital computers and assemblers.

The manual describes the overall computer system including its configuration and characteristics. It also describes the operation of the Common Memory, Foreground Processor, and Background Processors. This manual explains both the machine code and the associated symbolic machine instructions.

Site planning information for the CRAY-2 computer system is available in the CRAY-2 Site Planning Reference Manual, publication number HR-2001.

Additional information on the Cray Assembly Language (CAL) Version 2 is available in the CAL Version 2 Reference Manual, publication SR-2003.

CONTENTS

PREE	ACE .	· · · · · · · · · · · · · · · · · · ·
1.	INTRO	$\underline{DUCTION}$
	1.1	CRAY-2 COMPUTER SYSTEM FEATURES
		1.1.1 Physical characteristics 1-2
		1.1.2 Architecture and design 1-4
	1.2	CONVENTIONS
		1.2.1 Examples
	1.3	ORGANIZATION
2.	BACKG	ROUND PROCESSOR
	2.1	CONTROL SECTION
		2.1.1 Instruction issue and control
		Program Address r egis ter
		Instruction buffers
		Instruction issue
		2.1.2 Real-time clock
		2.1.3 Semaphore flags
		2.1.4 Common Memory field protection
		Base Address register 2-4
		Limit Address register
		Memory range error
	2.2	OPERATING REGISTERS
		2.2.1 Address registers
		Shared registers
		2.2.2 Scalar registers
		2.2.3 Vector registers
	2.3	VECTOR CONTROL REGISTERS
		2.3.1 Vector Length register
	2.4	2.3.2 Vector Mask register
	4.4	2.4.1 Address Add functional unit
		2.4.2 Address Multiply functional unit
		2.4.3 Scalar Integer functional unit
		2.4.4 Scalar Shift functional unit
		2.4.5 Scalar Logical functional unit
		2.4.6 Vector Integer functional unit
		2.4.7 Vector Logical functional unit
		2.4.8 Vector Shift Functional Unit
		2.4.9 Floating-point Add functional unit
		2.4.10 Floating-point Multiply functional unit 2-1
		2.4.11 Local Memory
	2.5	ARITHMETIC OPERATIONS
		2.5.1 Integer arithmetic

	2.5	ARITHMETIC OPERATIONS (continued)	
		2.5.2 Floating-point arithmetic	-12
			-13
			-13
		Floating-point addition	-14
			-14
		Floating-point to integer conversion 24	-14
			-15
		Floating-point product	-15
			-15
			-16
			-18
			-19
3.	BACK	GROUND PROCESSOR SYMBOLIC MACHINE INSTRUCTIONS	-1
	3.1	SYMBOLIC INSTRUCTION FORMAT	-1
	3.2		-2
	3.3		-3
4.	COMM	<u>ON MEMORY</u>	-1
	4.1	MEMORY ADDRESSING	-1
	4.2	MEMORY ACCESS	-1
	4.3	MEMORY CONFLICTS	-2
	4.4	MEMORY BACKUP	-2
	4.5	MEMORY ERROR CORRECTION	-3
5.	FORE	GROUND SYSTEM	-1
~ •			-
	5.1	FOREGROUND COMMUNICATION CHANNELS	-1
	5.2		-2
			-3
			-3
	5.3		-3
			-3
	5.4		-4
	5.5		-5
	5.6		-5
	5.7		-6
			-

APPENDIX SECTION

Α.	SYMBO	LIC	MACHI	NE	INSTRUC	TIC	ONS	5 1	11	STI	D	BY	F	UN	ICI	'IC)NA	LI	TY		•	•	٠	•	A-1
	A.1	SYM	BOLIC	NO	TATION	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	A-1

HR-02000-0D

l

viii

A. <u>SYMBOLIC MACHINE INSTRUCTIONS LISTED BY FUNCTIONALITY</u> (continued)

. -						
A.2	BRANCH INSTRUCTIONS					
	A.2.1 Conditional branches					
	A.2.2 Unconditional jumps					
	A.2.3 Exits					
A.3	PASS INSTRUCTIONS					
A.4	SEMAPHORE INSTRUCTIONS					
A.5	REGISTER ENTRY INSTRUCTIONS					
	A.5.1 Entries into A registers					
	A.5.2 Entries into S registers					
	A.5.3 Entries into V registers					
A.6	INTER-REGISTER TRANSFER INSTRUCTIONS	• •	•	•	•	. A-7
	A.6.1 Transfers to A registers	• •	•	•	•	. A-7
	A.6.2 Transfers to S registers	• •	•	•	•	. A-8
	A.6.3 Transfers to V registers		•	•	•	. A-8
	A.6.4 Transfer to Vector Mask register					
	A.6.5 Transfer to Vector Length register .					
A.7	MEMORY TRANSFER INSTRUCTIONS					
	A.7.1 Stores					
	Local Memory writes					
	Common Memory writes					
	A.7.2 Loads					
	Local Memory reads					
	Complete Memory references					
	Common Memory reads					
	Memory Range Error flags					
A.8	INTEGER ARITHMETIC OPERATION INSTRUCTIONS .					
A.O						
	5					
	A.8.2 Integer differences					
	A.8.3 Integer products					
A.9	FLOATING-POINT ARITHMETIC INSTRUCTIONS					
	A.9.1 Floating-point sums					
	A.9.2 Reciprocal iterations					
	A.9.3 Reciprocal approximations					
	A.9.4 Floating-point differences					
	A.9.5 Integer to floating-point conversions					
	A.9.6 Floating-point to integer conversions					
	A.9.7 Floating-point products					
	A.9.8 Square root iterations					
	A.9.9 Square root approximations	•••	•	٠	•	
	A.9.10 Floating-point errors	• •	•	•	•	. A-18
A.10	LOGICAL OPERATION INSTRUCTIONS		•	٠	•	. A-19
	A.10.1 Logical products		•	•	•	. A-19
	A.10.2 Logical sums		•	•	•	. A-19
	A.10.3 Vector streaming		•	•	•	. A-20
	A.10.4 Logical differences		•	•		. A-20
			•	•	•	. A-21
	A.10.6 Compressed iota		•		•	. A-21
A.11	BIT COUNT INSTRUCTIONS			•	•	. A-22
A.12				•	•	A-23
	A.12.1 Left shifts					A-23
	A.12.2 Right shifts		-	-		
		•	-	-		

HR-02000-0D

ix

B. CRAY-2 SYSTEM CONFIGURATIONS

FIGURES

1-1	CRAY-2 Computer System Mainframe		•	•	•	1-3
1-2	CRAY-2 Four Background Processor Computer System					
	Mainframe Configuration	•	•	•	•	1-5
2-1	Control and Data Paths in One Background Processor .	•	•	•	•	2-2
2-2	Floating-point Data Format	•	•		•	2-12
2-3	48-by-48 Bit Matrix Used for Floating-point Product .	•	•	•	•	2-17
2-4	48-by-48 Bit Matrix Used for Reciprocal Iteration	•	•	•	•	2-20
2-5	48-by-48 Bit Matrix Used for Square Root Iteration .	•	•	÷	•	2-21
3-1	Instruction Parcel Format	•	•		•	3-2
4-1	Memory Address for Common Memory	•	•	•	•	4-1
4-2	Error Correction Matrix	•	•	•	•	4-4
5-1	Channel Loop	•	•	•	•	5-2
A-1	CRAY-2 Computer System Symbolic Machine Instructions			•	•	A-2

TABLE

SPECIFICATION SHEETS

CRAY-2 MODEL NUMBER	4-256 or 4-512 SPECIFICATION SHEET	B-3
CRAY-2S MODEL NUMBER	4-128 SPECIFICATION SHEET	B-7
CRAY-2S MODEL NUMBER	2-128 SPECIFICATION SHEET	B-11
CRAY-2S MODEL NUMBER	2-64 SPECIFICATION SHEET	B-15

B-1

. .

.

1. INTRODUCTION

The CRAY-2 computer system is a powerful, general-purpose computer system with extremely high processing rates. Scalar and vector capabilities in a multiprocessing environment combined with integrated foreground processing achieve these high rates.

1.1 CRAY-2 COMPUTER SYSTEM FEATURES

The CRAY-2 computer system mainframe contains either two or four independent Background Processors, each more powerful than a CRAY-1 computer system processor. Featuring a clock-cycle time faster than any other computer system available, each of these processors offers exceptional scalar and vector processing capabilities. The Background Processors can operate independently on separate jobs or concurrently on a single problem. The very high speed Local Memory integral to each Background Processor is available for temporary storage of vector and scalar data.

Common Memory is one of the most important features of the CRAY-2 computer system. It consists of 256 or 512 Mwords in dynamic memory, or 64 or 128 Mwords in static memory, 64-bits long, randomly accessible from any of the Background Processors and from any of the data channels. The memory is arranged in quadrants with either 64 or 128 interleaved banks. All memory access is performed automatically by the hardware. Any user may use all or part of the memory not being used by the operating system.

Control of network access equipment and the high-speed disk drives is integral to the CRAY-2 computer system mainframe hardware. A single Foreground Processor coordinates the data flow between the system's Common Memory and all the external devices across either two or four high-speed I/O channels. The synchronous operation of the Foreground Processor with the Background Processors and the external devices provides a significant increase in data throughput.

The most important CRAY-2 computer system features are:

- Extremely large directly addressable Common Memory
- Fastest cycle time available in a computer system
- Scalar, vector, and multiprocessing combined in one system
- Integral Foreground Processor

HR-02000-0D

- Elegant architecture
- Extremely high reliability
- High density memory chips and extremely fast silicon logic chips
- Liquid immersion cooling

1.1.1 PHYSICAL CHARACTERISTICS

The CRAY-2 computer system mainframe is elegant in appearance as well as in architecture (see figure 1-1). The memory, computer logic, and DC power supplies are integrated into a compact mainframe composed of 14 vertical columns arranged in a 300° arc.

The upper part of each column contains a stack of logic modules and the lower part contains power supplies for the system. Total cabinet height, including the power supplies, is 45 in. (114.3 cm); the diameter of the mainframe is 53 in. (134.6 cm). Thus, the "footprint" of the mainframe is a mere 16 ft² (1.49 m²).

An inert fluorocarbon liquid circulates in the mainframe cabinet in direct contact with the integrated circuit packages. This liquid immersion cooling technology allows for the small size of the CRAY-2 computer system mainframe and is thus largely responsible for the high computation rates.

Significant CRAY-2 computer system physical characteristics are:

- Occupies only 16 ft² (1.49 m²) of floor space
- Stands 45 in. (114.3) high, diameter is 53 in. (134.6 cm)
- Contains 14 columns arranged in a 300° arc
- Contains 3-dimensional modules
- Contains liquid immersion cooling
- Contains cooling water heat exchange



Figure 1-1. CRAY-2 Computer System Mainframe

HR-2000 C

1.1.2 ARCHITECTURE AND DESIGN

In addition to the cooling technology, the extremely high processing rates are achieved by a balanced integration of scalar and vector capabilities and a large Common Memory in a multiprocessing environment.

Significant architectural components of the CRAY-2 computer system include the following:

- Two or four independent Background Processors capable of vector and scalar operation. Synchronization of the Background Processors is achieved through the Foreground Processor and semaphore flags in the Background Processors.
- 256 or 512 Mwords of dynamic Common Memory, or 64 or 128 Mwords of static Common Memory
- A foreground system that controls and monitors system operation, including:
 - A Foreground Processor for system supervision
 - Two or four high-speed synchronous communication channels
 - Up to 40 I/O devices
 - Disk controllers to control up to 36 disk storage units (DSUs)
 - Two or four Common Memory ports for data transfer
 - Two or four Background Processor ports to allow Foreground Processor control
 - External I/O controllers (from one to as many as four per channel)
 - HSX controllers (two maximum per channel)

The identical Background Processors each contain registers and functional units to perform both vector and scalar operations. The single Foreground Processor supervises the Background Processors. The large Common Memory complements the processors and provides architectural balance, thus assuring extremely high throughput rates (see figure 1-2).

Shown in figure 1-2 is the four-processor model. The two-processor versions have two high-speed synchronous communication channels. The contents of a channel are the same in each version of the system.

On-site maintenance is possible through the maintenance control console.



Figure 1-2. CRAY-2 Four Background Processor Computer System Mainframe Configuration

HR-02000-0D

1-5

1.2 CONVENTIONS

This manual uses the following conventions:

<u>Convention</u>	Description
lowercase italics	Variable information
X or x or X	An ignored value
n	An unknown variable value
(XX)	The contents of a register designated by the XX value
Register bit designators	Numbered right to left as powers of 2, starting with 2^0 .

Unless otherwise indicated, numbers in this manual are decimal numbers. Octal numbers are indicated with an 8 subscript. Exceptions are instruction parcels in instruction buffers and instruction forms which are given in octal without the subscript.

1.2.1 EXAMPLES

Illustrations of the above conventions.

Example	Description
Transmit (Ak) to S <i>i</i>	Transmit the contents of the A register specified by the <i>k</i> designator to the S register specified by the <i>i</i> designator
167 <i>ixk</i>	Machine instruction 167 where the j register designator is not used and is an ignored value
Read <i>n</i> words from memory	Read an unknown variable number of words from memory. You can read, within the stated restrictions, as few or many words from memory as you wish.
Bit 2 ⁶³ of an S or V register	Value represents the most significant bit

Example

Description

Bit 2³¹ of an A register

Value represents the most significant bit

VM register element The VM register contains 64 bits, each corresponding to a word element in a Vector register. Bit 2⁶³ corresponds to element 0, bit 2⁰ corresponds to element 63.

1.3 ORGANIZATION

This manual is organized into the following sections:

Section	Description
1	Contains the introduction to this manual
2	Describes the CRAY-2 computer system Background Processor. The registers, functional units, and algorithms used are described.
3	Provides detailed information on the CAL instructions that operate on the CRAY-2 computer system. Each machine instruction can be represented symbolically in Cray Assembly Language (CAL) Version 2. The instructions are listed octally in a box format that provides the Cray Assembly Language (CAL) Version 2 syntax format, an operand if required, a brief description of each instruction, and the machine instruction.

Following the boxed information is a detailed description of the instruction and an example using the instruction.

- 4 Describes the CRAY-2 Common Memory, phased memory access, and single-error correction/double-error detection (SECDED)
- 5 Describes the CRAY-2 Foreground System, which handles the I/O
- Appendix A Lists the symbolic machine instructions by function. The octal machine code can be used as an index when referring to section 3 for a detailed description of the instruction.
- Appendix B Contains the CRAY-2 system configuration specification sheets

HR-02000-0D

1-7

2. BACKGROUND PROCESSOR

The CRAY-2 computer system has either two or four identical Background Processors each containing operating and vector control registers, and functional units to perform both vector and scalar operations. The Foreground Processor supervises the Background Processors.

A Background Processor performs arithmetic and logical calculations. These operations, and the other functions of a Background Processor are coordinated through the control section.

Figure 2-1 shows the control and datapaths for one Background Processor.

2.1 CONTROL SECTION

Each Background Processor contains an identical, independent control section of registers and instruction buffers for instruction issue and control. This section describes the following control mechanisms:

- Instruction issue and control
- Real-time clock
- Semaphore flags
- Common Memory field protection

2.1.1 INSTRUCTION ISSUE AND CONTROL

Each Background Processor contains a Program Address register, an instruction buffer with eight fields, and an instruction issue control mechanism to implement instruction issue and control.

Program Address register

Each Background Processor has a 32-bit Program Address (P) register indicating the address of the program instruction parcel currently in the issue position during normal operation. The Foreground Processor loads the P register with data at the beginning of a computation period. As each parcel issues from the instruction queue, the contents of the P register advance by 1.

The P register contents are reset to the branch destination address when a jump instruction is executed.

HR-02000-0D

1

CRAY-2 BLOCK DIAGRAM (1 OF 4 BACKGROUND PROCESSORS)



Figure 2-1. Control and Data Paths in One Background Processor.

HR-02000-0D

Instruction buffers

Each Background Processor has a buffer with eight independent fields to allow program loops to execute without additional Common Memory references. Programs can loop within the instruction buffer using any of the branch instructions.

Each independent field contains 16 or 32 words. The total instruction buffer size is 128 or 256 words.

The next sequential instruction out of the instruction buffer or a branch out of the instruction buffer discards the oldest data field and replaces it with 16 or 32 words of new data.

Instruction issue

Background instructions are translated in several steps and are allowed to issue sequentially by an instruction issue control mechanism. The words are disassembled into 16-bit parcels that are placed in a queue where the translation occurs. The instruction issue process involves checking the reservation flags for the registers and functional unit involved in the instruction sequence. The parcel waits in issue position in the instruction queue until all required resources are free.

Instruction parcels and 16-bit constants are intermixed in the instruction queue. The constant parcels are passed through the instruction queue without test.

2.1.2 REAL-TIME CLOCK

Each Background Processor has a 64-bit register that counts continuously at the clock period rate. This count value determines the passage of real time to an accuracy of 1 clock period (CP). The real-time clocks in the Background Processors are synchronized at deadstart. Instruction 115 reads the real-time clock.

2.1.3 SEMAPHORE FLAGS

To synchronize Common Memory references, eight semaphore flags in the background system interlock Common Memory references when multiple Background Processors are executing a single job. One semaphore flag is assigned to each currently active job in the background system. A Background Processor also assigned to a job is assigned a semaphore flag at the same time.

b

The Background Processor uses four instructions in synchronizing its Common Memory references: 004, 005, 006, and 007. A 004 or 005 instruction requests the semaphore flag when the Background Processor program is accessing a Common Memory area that can interfere with other processors assigned to the job. The branch instruction results determine when the processor has exclusive access to this Common Memory area. The program must clear the semaphore flag to release the Common Memory area to another processor assigned to the same job.

2.1.4 COMMON MEMORY FIELD PROTECTION

At execution time each object program has a designated field of Common Memory holding instructions and data. The foreground functions specify the field limits when the object program is loaded and initiated. Field limits are contained in the Base Address (BA) register and the Limit Address (LA) register.

All memory addresses contained in the object program code are relative to the base address beginning the defined field. An object program cannot read or alter any Common Memory location with an absolute address lower than the base address. Each object program reference to Common Memory is checked against the limit and base addresses to determine if the address is within the assigned bounds.

Base Address register

Each Background Processor has a 32-bit BA register. The BA register defines the lower boundary of the Common Memory address field. The Foreground Processor enters data into this register while the Background Processor is in idle mode. The data remains in the register for the duration of the Background Processor computation period.

Each Common Memory reference from the Background Processor includes the addition of the BA register contents to the other parts of the memory reference base address. All Background Processor references to Common Memory are relative to the base address boundary.

Limit Address register

Each Background Processor has a 32-bit LA register. The LA register defines the upper boundary of the Common Memory address field. The Foreground Processor enters data into this register while the Background Processor is in idle mode. The data remains in this register for the duration of the Background Processor computation period.

Memory range error

When a memory reference exceeds the range limits, a memory range error occurs. Each Common Memory reference from the Background Processor includes a test of the resulting absolute Common Memory address against the contents of the BA and LA registers. An error signal is sent to the status register if the resulting absolute Common Memory address is less than the base address or equal to, or greater than, the limit address. A read reference results in zero data for this case. A write reference is aborted.

2.2 OPERATING REGISTERS

Each Background Processor contains the following independent set of operating registers:

- Address
- Scalar
- Vector

Operating registers, a primary programmable resource of the Background Processor, enhance the speed of the system by satisfying heavy demands for data made by functional units. Different functional units can be used concurrently.

2.2.1 ADDRESS REGISTERS

Eight 32-bit Address (A) registers are used primarily to hold memory address for Local Memory and Common Memory references. A registers are used for 32-bit integer calculations and to move data directly from Local Memory. Data is also transferred between Address and Scalar registers.

Shared registers

Eight 32-bit Shared registers prove a way to transfer data between Address registers in different CPUs. The Shared registers can be accessed by any of the four background processors, and are written into and read out of the Address registers. Data paths between the Shared registers and the background processors issuing the request are eight bits wide. The data transfer is organized into a 4-packet/4-clock period design scheme. The Shared registers are only available with S/N 2025.

2.2.2 SCALAR REGISTERS

Eight 64-bit Scalar (S) registers serve as source and destination for operands executing scalar arithmetic and logical instructions. S registers can furnish one operand in vector instructions.

The eight 64-bit S registers in a Background Processor support Vector (V) registers in operations when one element of the computation is a constant value. The S registers function as computational way stations between Common Memory and the functional units where vector implementation of the work is not possible.

2.2.3 VECTOR REGISTERS

The major computational registers of the Background Processor are eight Vector (V) registers, each having 64 elements. Each V register element has 64 bits. When associated data is grouped into successive elements of a V register, the register quantity is treated as a vector. Examples of vector quantities are rows or columns of a matrix, and elements of a table.

Computational efficiency is achieved by identically processing each element of a vector. Vector instructions provide for the iterative processing of successive V register elements. A vector operation begins by obtaining operands from the first element of one or more V registers and delivering the result to the first element of a V register. Successive elements are provided during each CP, and as each operation is performed, the result is delivered to successive elements of the result V register. Vector operation continues until the number of operations performed by the instruction equals a count specified by the contents of the Vector Length register (described in subsection 2.3).

Since many vectors exceed 64 elements, longer vectors are processed as one or more 64-element segments and a possible remainder of less than 64 elements.

The instruction issue control mechanism reserves the V registers that are involved in a functional unit operation. One, two, or three V registers can be involved, depending on the specific instruction. The functional unit is reserved at the same time as the V registers. The instruction sequence can then proceed to the next instruction and initiate concurrent activity as long as the resources reserved are not required.

The i, j, and k designators in a vector instruction can have the same value; it is advised, however, that the i designator always has a unique value. In the case of identical source operands, the data is streamed from the same V register to both data paths. In the case of a destination register that is the same as a source register, the V

2.3 VECTOR CONTROL REGISTERS

The Vector Length (VL) register and the Vector Mask (VM) register provide control information needed in the performance of vector operations.

2.3.1 VECTOR LENGTH REGISTER

The Vector Length (VL) register is a 6-bit special purpose register explicitly referenced in the Background Processor instructions. The VL register holds the vector length during a portion of the background computation. All vector operations capture the vector length at the time of instruction issue from the VL register.

Vector registers always begin a read or write operation at the zero element position in the V register. Elements are read or written sequentially for the length of the current vector data. A short vector after a long vector leaves the old vector data in those positions not replaced with new data.

Values allowed in the VL register are 0 through 63. A zero value is interpreted as 64. Background instructions 025 and 036 communicate explicitly with the VL register.

2.3.2 VECTOR MASK REGISTER

The Vector Mask (VM) register is a 64-bit special purpose register explicitly referenced by the Background Processor instructions. The VM register merges vector data according to a set of precomputed Element flags. In effect, it provides a vehicle for implementing vector branch operations.

One bit of the VM register is associated with each element in the 64-element vector registers. The high-order bit (2^{63}) of the vector mask corresponds to element 0 of the vector data. The bits of the mask then proceed in order to represent the following vector elements.

The vector mask data can be formed by a vector operation in which each element is evaluated for a specific criterion. Instructions 030 through 033 perform these tests. The VM register is cleared at the beginning of these instruction sequences and then bits are entered one at a time as the vector stream passes the test station.

The vector mask data can be used to merge two vector streams into a single result stream. Instructions 146 and 147 are used for this purpose. Elements of the j operand are selected when the mask contains 1 bits. Elements of the k operand are selected when the mask contains 0 bits.

HR-02000-0D

Instructions 034 and 114 move data between the VM register and an S register.

2.4 FUNCTIONAL UNITS

Each Background Processor has a set of functional units to implement algorithms for the instruction set. A number of functional units can operate simultaneously. Each functional unit produces one result per CP. No information is retained in a functional unit for reference by subsequent instructions.

A functional unit receives operands from registers and delivers the result to a register when the function has been performed. Functional units operate essentially in three-address mode. Nonvector functional units can accept operands as fast as the instructions can issue.

A functional unit engaged in a vector operation remains busy for the duration and cannot participate in other operations. In this state, the functional unit is reserved. Other instructions requiring the same functional unit do not issue until the previous operation is completed. Only one functional unit of each type is available to the vector instruction hardware. When the vector operation completes, the reservation is dropped and the functional unit is then available for another operation.

Vector tailgating provides a means of using a vector operand register of one instruction as a destination register for a subsequent vector instruction before the first instruction has completed. Vector tailgating is only available on S/N 2025, 2027, and above.

Any two vector instructions, except for the vector instructions involving common memory or compress iota, can be tailgated. The tailgated instruction does not have to immediately follow the instruction to which it is tailgated.

Each Background Processor has the following set of functional units:

- Address Add
- Address Multiply
- Scalar Integer
- Scalar Shift
- Scalar Logical
- Vector Integer
- Vector Logical
- Vector Shift
- Floating-point Add
- Floating-point Multiply

In addition, a Background Processor contains a Local Memory which is a buffer for the A, S, and V register data.

2.4.1 ADDRESS ADD FUNCTIONAL UNIT

The Address Add unit performs 32-bit integer addition and subtraction of two A register operands. (Instruction 020 performs integer sums and 021 performs integer differences.) This unit can accept address operands as fast as the instructions can issue.

2.4.2 ADDRESS MULTIPLY FUNCTIONAL UNIT

The Address Multiply unit performs 32-bit integer multiplication of two A register operands. (Instructions 022 and 023 perform integer products.) This unit can accept address operands as fast as the instructions can issue.

2.4.3 SCALAR INTEGER FUNCTIONAL UNIT

The Scalar Integer unit performs 64-bit integer addition and subtraction of S register operands. (Instruction 104 performs integer sums and instruction 105 performs integer differences.) It also performs population count (instruction 106ij0), population count parity (instruction 106ij1), and leading zero (instruction 107). This unit can accept scalar operands as fast as the instructions can issue.

2.4.4 SCALAR SHIFT FUNCTIONAL UNIT

The Scalar Shift unit shifts the entire 64-bit contents of an S register (instruction 110 left or 111 right) or the double 128-bit contents of two concatenated S registers (instruction 112 left or 113 right). This unit can accept scalar operands as fast as the instructions can issue.

2.4.5 SCALAR LOGICAL FUNCTIONAL UNIT

The Scalar Logical unit manipulates bit-by-bit the 64-bit quantities obtained from S registers. (Instruction 100 performs logical products, instruction 101 performs logical products complemented, instruction 102 performs logical differences, and instruction 103 performs logical sums.) This unit can accept scalar operands as fast as the instructions can issue.

HR-02000-0D

2.4.6 VECTOR INTEGER FUNCTIONAL UNIT

The Vector Integer unit performs vector shifts (instruction 150 for left single, instruction 151 for right single, instruction 152 for left double, and instruction 153 for right double), vector integer arithmetic (instructions 160 and 161 for integer sums and instructions 162 and 163 for integer differences), vector population count (instruction 164*ij*0 for population count and instruction 164*ij*1 for population parity), vector leading zero count (instruction 165), and compressed iota (instruction 176). The unit can accept operand data each CP, and after a transit time delay, can deliver a result each CP.

For those CRAY-2 computer systems featuring vector tailgating (S/N 2025, 2-27, and above), the Vector Integer unit performs vector integer arithmetic, compressed iota, and operations involving the vector mask register.

2.4.7 VECTOR LOGICAL FUNCTIONAL UNIT

The Vector Logical unit manipulates bit-by-bit the 64-bit quantities from two V registers or from V registers and S registers (instructions 140 and 141 perform logical products, instructions 142 and 143 perform logical differences, and instructions 144 and 145 perform logical sums). The unit can accept operand data each CP, and after a transit time delay, can deliver a result each CP.

2.4.8 VECTOR SHIFT FUNCTIONAL UNIT

Those systems with vector tailgating contain the Vector Shift functional unit which performs vector shifts (instruction 150 for left single, instruction 151 for right single, instruction 152 for left double, and instruction 153 for right double), vector population count (instruction 164*ij*0 for population count and instruction 164*ij*1 for population parity), and vector leading-zero count (instruction 165).

2.4.9 FLOATING-POINT ADD FUNCTIONAL UNIT

The Floating-Point Add unit performs addition or subtraction of 64-bit operands in floating-point format for both scalar and vector operations. It also performs the conversion between integer and floating-point. See subsection 2.5.2, Floating-point Arithmetic, for a description of the instructions that use this unit. The unit is reserved for the time of a vector stream during execution of vector addition instructions. The unit can accept vector operand data each CP, and after a transit time delay, can deliver a result each CP. The unit can accept scalar references as fast as they issue if the unit is not processing vector data.

2.4.10 FLOATING-POINT MULTIPLY FUNCTIONAL UNIT

The Floating-Point Multiply unit performs full multiplication of 64-bit operands in floating-point format for both scalar and vector operations. It also performs reciprocal approximation, reciprocal square root approximation, reciprocal iteration, and reciprocal square root iteration. See subsection 2.5.2, Floating-point Arithmetic, for a description of the instructions that use this unit.

The unit is reserved for the time of a vector stream during execution of vector Floating-Point Multiply unit instructions. The unit can accept vector operand data each CP, and after a transit time delay, can deliver a result each CP. The unit can accept scalar multiply, reciprocal iteration, reciprocal square root iteration references as fast as they issue if the unit is not processing vector data. Scalar reciprocal approximation and reciprocal square root approximation references place a 4 CP reservation on the functional unit.

2.4.11 LOCAL MEMORY

Each Background Processor contains 16,384 64-bit words of Local Memory. This memory holds scalar operands during a computation period. The Local Memory also can be used for temporary storage of vector elements when these elements are used more than once in a computation in the V registers. Instructions that use Local Memory are:

- 044 and 046 read from Local Memory to A register
- 045 and 047 write to Local Memory from A register
- 054 and 056 read from Local Memory to S register
- 055 and 057 write to Local Memory from S register
- 074 read from Local Memory to V register
- 075 write to Local Memory from V register

2.5 ARITHMETIC OPERATIONS

Functional units in the Background Processor perform either twos complement integer arithmetic or floating-point arithmetic.

2.5.1 INTEGER ARITHMETIC

All integer arithmetic, whether 32 bits or 64 bits, is twos complement. The Address Add and Address Multiply units perform 32-bit arithmetic. The Scalar Integer unit performs scalar 64-bit arithmetic and the Vector Integer unit performs vector 64-bit arithmetic.

Integer representations of the integers 0, +1, and -1 in 32-bit and 64-bit format are shown using octal notation.

Integer	<u>32-bit Format</u>	<u>64-bit Format</u>
0	0000000000	000000000000000000000000000000000000000
+1	0000000001	000000000000000000000000000000000000000
-1	3777777777	177777777777777777777777777777777777777

Multiplication of two scalar integer operands is accomplished by using the floating-point multiply instruction. Division is done by using an algorithm; the particular algorithm used depends on the number of bits in the quotient.

2.5.2 FLOATING-POINT ARITHMETIC

Floating-point numbers are represented in a standard format throughout the Background Processor. This format is a packed representation of a binary coefficient and an exponent. The coefficient is a 48-bit signed fraction. Figure 2-2 shows the sign of the coefficient is separated from the rest of the coefficient. Since the coefficient is signed magnitude, it is not complemented for negative values.

Binary point

2 ⁶³	262	2 ⁴⁸	247	2 ⁰
Sign	Ежро	onent	Coeffici	ent

Figure 2-2. Floating-point Data Format

The exponent portion of the floating-point format is represented as a biased integer in bits 2^{62} through 2^{48} . The bias that is added to the exponents is 40000_8 . The positive range of exponents is 40000_8 through 57777_8 . The negative range of exponents is 37777_8 through 20000_8 . Thus, the unbiased range of exponents is the following (the negative range is one larger):

2-200008 through 2+177778

In terms of decimal values, the floating-point format of the Background Processor allows the accurate expression of numbers to about 15 decimal digits in the approximate decimal range of 10^{-2466} through 10^{+2466} .

A floating-point representation of the integers 0, +1, and -1 in normalized form is shown using octal notation for each of the three fields.

Normalizing

A nonzero floating-point number is normalized if the most significant bit of the coefficient is nonzero. This condition implies the coefficient has been shifted as far left as possible and the exponent adjusted accordingly. Therefore, the floating-point number has no leading zeros in the coefficient. The exception is that a normalized floating-point zero is all zeros.

When a floating-point number is created by inserting an exponent of 400608 into a 48-bit integer word, the result should be normalized before being used in a floating-point operation. Normalization can be accomplished by adding the unnormalized floating-point operand to 0 (see subsection Integer to Floating-point Conversion, later in this section).

Range errors

Exponent values of 60000_8 and greater are considered to have overflowed the exponent range. Hardware tests are performed for these values to indicate floating-point range error. Exponent values less than 20000_8 are considered to have underflowed the floating-point range. Such values are treated as if they had a zero value. The hardware does not indicate when a computation underflows the floating-point range.

Whether or not range errors are enabled, when an overflow condition is detected by the hardware the result exponent is forced to an overflow value. Each floating-point operation forces a signature exponent as follows:

Floating-point add/subtract	60000g
Floating-point multiply	60001 ₈
Floating-point reciprocal approximation	600028
Floating-point square root approximation	60004 ₈

Floating-point addition

The Floating-point Add unit forms the sum of two operands in floating-point format and delivers a result in floating-point format. The result is always normalized regardless of source operand status. Instructions 120, 170, and 171 use the Floating-point Add sequence.

In the process of adding two floating-point operands, one operand coefficient is shifted right for exponent matching. The coefficient from this shifting operation is rounded up.

A special test is made for all 0 bits in the result coefficient. When this occurs, the exponent field in the result is also cleared. A word of all zeros is delivered to the destination register.

A special test is made for one or both operands with an overflow exponent. An error signal is sent to the Background Port Status register (see section 5) if range errors are enabled, and an overflow exponent (60000_8) is forced in the result delivered to the destination register.

Floating-point subtraction

The Floating-point Add unit forms the difference of two operands in floating-point format and delivers a result in floating-point format. Instructions 121, 172, and 173 use the floating-point subtraction sequence.

Floating-point to integer conversion

The Floating-point Add unit forms an integer representation of a floating-point operand. This process is accomplished by adding the operand to a constant integer. Instructions 122 and 174 use this form of the floating-point add sequence.

The maximum size of the resulting integer value is 48 bits. A positive or negative result is sign extended to form a 64-bit integer result.

An operand with a floating-point value greater than a 48-bit integer is an error condition. An error signal is sent to the Background Port Status register if floating-point range errors are enabled, and a zero result is delivered to the destination register.

Integer to floating-point conversion

The Floating-point Add unit forms a floating-point representation of an integer operand. This process is accomplished by adding the operand to a constant and using the floating-point normalize hardware to form the proper floating-point result. Instructions 123 and 175 use this form of the floating-point add sequence.

The maximum allowable size of the integer operand is 48 bits, if greater no error is flagged. The bits above 48 bits are discarded during the operation.

Floating-point product

The Floating-point Multiply unit forms the product of two operands in floating-point format and delivers a result in floating-point format. If both operands are normalized, the result is also normalized. Instructions 124, 154, and 155 use this sequence.

The 48 by 48 matrix of logical product bits is truncated 8 bit positions below the low-order result coefficient bit (see figure 2-3). Round bits are added to this lower field to give an equal population of high and low round errors for random operands. A round bias exists over narrow ranges of operands because of the 1-bit correction shift after the round operation.

The following special cases are treated in floating-point multiplication for operands out of range:

- 1. One or both operands have overflow exponent.
- 2. Sum of operand exponents is an overflow.
- 3. Sum of exponents is an underflow.
- 4. Both exponents are all zeros.

Cases 1 and 2 cause a Floating-point Error signal to be sent to the Background Port Status register if the floating-point range errors are enabled. The result delivered to the destination register is forced to an overflow exponent value (60001_8) . Case 3 results in an all-zero word sent to the destination register. Case 4 computes the coefficients with no normalize correction. The resulting exponent and sign bit for this case is 0, which aids multiple-precision and integer calculations.

Reciprocal approximation

The Floating-point Multiply unit forms an approximation to the reciprocal of a floating-point operand value. Instructions 132 and 166 use this sequence.

The values from a table are used in a linear interpolation computation. The following example shows the form of this computation.

Example:

In this example, A is a reciprocal approximation for the high-order 12 bits of operand coefficient, B is the operand coefficient, and R is the better reciprocal approximation.

Then the iteration step for interpolation is:

R = 2A - A*A*B

The two approximations read from a table are 2A and -A*A. The normal multiply mechanism is then used to form the product with the additional term included in the summing process.

Two special cases occur in the reciprocal approximation sequence.

- Operand exponent has overflow value.
- Operand exponent has underflow value.

Both cases cause an error signal to be sent to the Background Port Status register if the floating-point range error is enabled and cause the computational result exponent to be forced to an overflow value (60002₈).

Reciprocal iteration

CAUTION

The reciprocal iteration instructions (126 and 156) should be used only with the reciprocal approximation instructions (132 and 166) and should only be used for one additional iteration. Operands not generated by the reciprocal approximation instructions may not deliver the expected result.

The Floating-point Multiply unit forms a floating-point number that is used in a second iteration for the reciprocal of a full-precision operand. The first iteration is formed in the reciprocal approximation previously described. The second iteration uses the same process to form a reciprocal approximation with 46 bits of coefficient accuracy. Instructions 126 and 156 use this sequence (see figure 2-4).



Figure 2-3. 48-by-48 Bit Matrix Used for Floating-point Product

The division algorithm that computes S1/S2 to full precision requires four operations.

1.	S1 = a	Dividend
•	S2 = b	Divisor
•	S3 = /HS2	1/ b ₁ - Half-precision reciprocal
2.	S4 = S2 * IS3	C = (2 - S2 * S3) - Correction factor
3.	S5 = S3 * FS4	b ₂ = (1/ b ₁ * c) - reciprocal
4.	S6 = S1 * FS5	$x = (a * 1/b_2) - full precision reciprocal$

Reciprocal square root approximation

The Floating-point Multiply unit forms an approximation to the reciprocal square root of a floating-point operand value. Instructions 133 and 167 use this sequence.

The values from the table are used in a linear interpolation computation. The following example shows the form of this computation.

Example:

In this example, A is a reciprocal square root approximation for the operand coefficient, B is the operand coefficient, and R is the better reciprocal square root approximation.

The iteration step for interpolation is:

R = (3A/2) - (A*A*A*B/2)

The two approximations read from the table are 3A/2 and -A*A*A/2. The normal multiply mechanism is then used to form the product with the additional term included in the summing process.

Three special cases occur in the reciprocal square root approximation sequence.

- 1. Operand exponent has overflow value.
- 2. Operand exponent has value of 0 through 3.
- 3. Operand is a negative value.

HR-02000-0D

2-18
Cases 1 and 3 cause an error signal to be sent to the Background Port Status register. All three cases cause the computational result exponent to be forced to an overflow value (60004_8) .

Reciprocal square root iteration

CAUTION

The square root iteration instructions (127 and 157) should be used only with the reciprocal square root approximation instructions (133 and 167) and should only be used for one additional iteration. Operands not generated by the reciprocal square root approximation instructions may not deliver the expected result.

The Floating-point Multiply unit forms a floating-point number which is used in a second iteration for the reciprocal square root of an operand. The first iteration is formed in the reciprocal square root approximation previously described. The second iteration uses the same process to form a reciprocal square root with 46 bits of coefficient accuracy. Instructions 127 and 157 use this sequence (see figure 2-5).

The square root algorithm that computes the square root of S1 requires five operations.

1.	S1 = x	Find square root of X
•	S2 = *QS1	<pre>y = 1/ sqrt(x) - Half-precision reciprocal square root approximation</pre>
2.	S3 = 1	
•	S4 = S1 ! S3	Force X odd before doing the iteration
3.	S5 = S4 * FS2	x * y
4.	S6 = S2 * QS5	z = (3 - x * y * y)/2 - Square root iteration correction factor
5.	S7 = S5 * FS6	Sqrt $(x) = (x * y) * z - full precision square root$



Figure 2-4. 48-by-48 Bit Matrix Used for Reciprocal Iteration



Figure 2-5. 48-by-48 Bit Matrix Used for Square Root Iteration

HR-02000-0D

2-21

3. BACKGROUND PROCESSOR SYMBOLIC MACHINE INSTRUCTIONS

This section contains detailed information about individual instructions or groups of related instructions. Each instruction begins with boxed information consisting of the Cray Assembly Language (CAL) Version 2 syntax format, an operand (if required), a brief description of each instruction, and the machine instruction (octal code sequence defined by the f field).

Following the boxed information is a more detailed description of the instruction and an example using the instruction.

3.1 SYMBOLIC INSTRUCTION FORMAT

The following special characters can appear in the operand field of symbolic machine instructions and are used by the assembler in determining the operation to be performed.

Character Description

+	Integer sum of adjoining registers
+F,+f	Floating-point sum of adjoining registers
-	Integer difference of adjoining registers
-F,-f	Floating-point difference of adjoining registers
*	Integer product of adjoining registers
*F,*f	Floating-point product of adjoining registers
*I,*i	Floating-point reciprocal iteration of adjoining
	registers
*Q, *q	Floating-point square root approximation
*Q, *q	Floating-point square root iteration of adjoining
	registers
/H,/h	Floating-point reciprocal approximation
#	Use ones complement
>	Shift value or form mask from left to right
<	Shift value or form mask from right to left
&	Logical product of adjoining registers
!	Logical sum of adjoining registers
Λ	Logical difference of adjoining registers
CI,ci	Compressed iota
F,f	Full load (64-bits)
FIX,fix	Convert from floating-point to integer
FLT, flt	Convert from integer to floating-point
H,h	Half load (32-bits)
L,1	Left load (32-bits)
M, m	Negative

HR-02000-0D

Character Description

N,n	Nonzero
P,p	Parcel load (16 bits)
P,p	Population count
P,p	Positive
P , Q	Parity count
S,s	Short load (6 bits)
Z, z	Leading-zero count
Z, 2	Zero

3.2 MACHINE INSTRUCTION FORMAT

The Background Processors translate instructions in 16-bit parcels of data. These parcels are packed 4 per word in the Common Memory. The parcels are addressed as if the Common Memory had four times as many locations and the data were 16 bits long.

Figure 3-1 illustrates the format of a 16-bit instruction parcel.



Figure 3-1. Instruction Parcel Format

As shown in figure 3-1, the f designator is the operation code. The i, j, and k designators generally refer to V, S, or A registers in a three-address format. The i designator generally specifies the destination register for the functional computation. The j and k designators generally specify the source operands.

Uppercase or lowercase designators for the registers are allowed in CAL. Registers can be entered in mixed case letters and have the same meaning. Mnemonics can be entered in all uppercase or all lowercase and have the same meaning. Both cases are used in the symbolic instruction descriptions. The instructions are listed in lowercase and the written descriptions in uppercase for visual clarity.

Some instructions include additional parcels of constant data. An instruction can contain the following parcels of constant data depending on the specific instruction:

- 1 (m_I)
- 2 $(m_1 \text{ and } m_2)$
- 4 $(m_1, m_2, m_3, \text{ and } m_4)$

Single parcel constants generally address the Local Memory. Two parcel constants address Common Memory or enter a 32-bit value into an A or S register. Four parcel constants enter 64-bit values in the S registers.

When instructions read constants from the following parcels in the instruction stream, the program address is advanced over these data parcels to point to the next instruction. The high-order data parcel is read first for multiparcel data.

3.3 INSTRUCTION DESCRIPTIONS

The instruction descriptions begin with the octal code for the high-order 7 bits of the parcel (f designator). The three octal register designators (i, j, and k) then follow. An x appears in the description where a register's designator is ignored. CAL will insert a zero for every x.

ł

INSTRUCTIONS 000 - 001

Result	Operand	Description	Machine Instruction
err	exp	Error exit	000x00
exit		Normal exit	000x01
exit		Normal exit	000x <i>jk</i>
CMR		Hold issue on memory busy	001xxx

Instructions 000 and 001 stop the current program sequence, place the Background Processor in idle mode, and set the Exit Mode and Idle Mode flags in the Background Port Status register. The 6-bit jk value is entered into the Background Port Status register.

Code Generated	Location		Operand	Comment
	<u> </u>]	<u>10</u> 	20	35
000000		lerr	1	
000001		exit		
000004	I	exit	4	T A
	1		1	

Result	Operand	Description	Machine Instruction
r,a _i	ak	Register jump to (a _k) with return address to a _i	002 <i>ixk</i>
j	a _k	Register jump to (a _k), value in a _k erased	002 <i>kxk</i>

Instruction 002 stops the current program sequence and begins a new sequence at a computed parcel address read from the A_k register. The parcel address for the next instruction in the current program sequence is entered into the A_i register.

Code Generated	Location 1	Result 10	Operand 20	Comment 35
002102		r,al	 a2	
002101		j	al	

Result	Operand	Description	Machine Instruction	
j	exp	Unconditional jump	003xxx m ₁ m ₂	

Instruction 003 stops the current program sequence and begins a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

For the expression:

- A word address is not allowed.
- An immobile relative attribute is not allowed.
- A parcel address is forced if the expression has a value attribute.
- If the expression is relocatable, it must be relative to either a mixed or code section targeted for Common Memory.

Code Generated	Location	Result 10	Operand 20	Comment 35	
 003000 0000000012a	-	 j 	 +43		

INSTRUCTIONS 004 - 005

Result	Operand	Description	Machine Instruction
jcs	exp	Jump to constant parcel if Semaphore clear; set Semaphore.	004xxx m ₁ m ₂
jss	exp	Jump to constant parcel if Semaphore set; set Semaphore.	005 xxx m₁ m₂

Instructions 004 and 005 conditionally stop the current instruction sequence and begin a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

The branch is conditional on the state of the Semaphore flag assigned to this Background Processor. The Background Port Status register points to the Semaphore flag. The Semaphore flag is set for either instruction if it was not previously set. The Semaphore flag bit in the Background Port Status register is set if either instruction alters the state of the flag from 0 to 1.

For the expression:

- A word address is not allowed.
- An immobile relative attribute is not allowed.
- A parcel address is forced if the expression has a value attribute.
- If the expression is relocatable, it must be relative to either a mixed or code section targeted for Common Memory.

Examp.	le	S	:
--------	----	---	---

Code Generated	Location	Result	Operand	Comment
	_ . 			
004000 0000000025a 005000 0000000025a		jcs iss	1+83 83+1	1
	1	_ 55		f 1

Result	Operand	Description	Machine Instruction
SSM		Set Semaphore	006 <i>xxx</i>

Instruction 006 sets the Semaphore flag assigned to this Background Processor without regard to its previous state. The Semaphore flag bit in the Background Port Status register is set if the previous state of the Semaphore flag was a 0. The operating system program uses this instruction to restore Semaphore flag values at the time of job restart.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
 006000 		ssm	 	

Result	Operand	Description	Machine Instruction
csm		Clear Semaphore	007***

Instruction 007 clears the Semaphore flag assigned to this Background Processor without regard to its previous value. When this instruction executes, the semaphore bit in the Background Port Status register is cleared. A Background Processor program may use this instruction to release access to a privileged area of Common Memory for other processors assigned to this job.

This instruction issues without delay. Execution of the function may be delayed, however, by activity in the Common Memory port. The following instruction does not issue until the Common Memory quadrant buffers are clear. The delay ensures that any Common Memory write operations have been completed before another processor is allowed access to the privileged area.

Code	Generated	Location 1	Result 10	Operand 20	Comment 35
0070	00		CSM	8	

INSTRUCTIONS 010 - 013

Result	Operand	Description	Machine Instruction
jz	a _k ,exp	Branch if (a _k) is zero	010xxk m ₁ m ₂
jn	a _k ,exp	Branch if (a _k) is nonzero	011xxk m ₁ m ₂
jp	ak, exp	Branch if (a _k) is positive	012xxk m ₁ m ₂
jm	a _k ,exp	Branch if (a _k) is negative	013xxk m ₁ m ₂

Instructions 010 through 013 conditionally stop the current instruction sequence and begin a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

The contents of the A_k register determine the branch condition. The current program sequence is continued if the branch criterion is not met.

For the expression:

- A word address is not allowed.
- An immobile relative attribute is not allowed.
- A parcel address is forced if the expression has a value attribute.
- If the expression is relocatable, it must be relative to either a mixed or code section targeted for Common Memory.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
010001 00000000000a		jz	a1,0	
011007 00000000000		jn	a7,1	
012005 00000000000c		jp	a5,2	1
013002 0000000000d		jm	a2,3	
	I	l	I	l

INSTRUCTIONS 014 - 017

Result	Operand	Description	Machine Instruction
jz	sj,exp	Branch if (sj) is zero	014 <i>xjx m₁ m₂</i>
jn	s _j ,exp	Branch if (s _j) is nonzero	015xjx m ₁ m ₂
jp	s _j ,exp	Branch if (s _j) is positive	016xjx m ₁ m ₂
jm	s _j ,exp	Branch if (s _j) is negative	017 <i>xjx m_l m₂</i>

Instructions 014 through 017 conditionally stop the current instruction sequence and begin a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

The contents of the S_j register determine the branch condition as previously indicated. The current program sequence is continued if the branch criterion is not met.

For the expression:

- A word address is not allowed.
- An immobile relative attribute is not allowed.
- A parcel address is forced if the expression has a value attribute.
- If the expression is relocatable, it must be relative to either a mixed or code section targeted for Common Memory.

Location	Result	Operand	Comment
1	10	20	35
	jz	s1,4	
	jn	s4,5	
	jb	s6,6	
	jm	s2,7	
	Location 1	jz jn]jp	1 10 20 jz s1,4 jn s4,5 jp s6,6

INSTRUCTIONS 020 - 021

Result	Operand	Description	Machine Instruction
ai	aj+ak	Integer sum of (a_j) and (a_k) to a_j	020ijk
a _i	aj-ak	Integer difference of (a_j) and (a_k) to a_j	021 <i>ijk</i>

Instructions 020 and 021 perform 32-bit integer arithmetic in the A registers. The operands are obtained from registers A_j and A_k , and the result is delivered to register A_j .

Instruction 020 forms the 32-bit integer sum.

Instruction 021 forms the 32-bit integer difference.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
020123	1	a1	a2+a3		1
021123		a1	a2-a3		

INSTRUCTIONS 022 - 023

Result	Operand	Description	Machine Instruction
ai	^a j ^{*a} k	Integer product of (a_j) and (a_k) to a_j	022 <i>ijk</i>
		Executes the same as 022 <i>ijk</i>	023 <i>ijk</i>

Instruction 022 forms the integer product of two 32-bit integer operands. The operands are obtained from the A_j and A_k registers. The low-order 32-bits of the result data are delivered to the A_i register.

Code Generated	Location	Result 10	Operand 20	Comment 35
022123		 a1 	a2*a3	

Result	Operand	Description	Machine Instruction
a _i	sj	Copy (s _j) to a _i	024 <i>ij</i> x

Instruction 024 reads a 64-bit word from the S $_j$ register and enters the low-order 32 bits into the A $_j$ register.

Code Generated	Location	Result 10	Operand 20	Comment 35
024120		 a1 	 s2 	

Result	Operand	Description	Machin e Instruction
a _i	vl	Copy (vl) to a _i	025 <i>ixx</i>

Instruction 025 forms a 32-bit word from the data in the VL register. The low-order 6 bits are copied from the VL data. The high-order 26 bits are 0. The result data is delivered to the A_i register.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
025400		a4	 vl		

INSTRUCTIONS 026 - 027

Result	Operand	Description	Machine Instruction
a _i	exp	Load a _i with a value	0 26 ij k
a _i	exp,s	Load a _i with a 6-bit value	026ij k
a _i	exp,s,p	Load a _i with a 6-bit positive value	026ij k
a _i	exp	Load a $_i$ with a value	027 <i>ijk</i>
ai	exp,s	Load a _i with a 6-bit value	027ij k
a _i	exp,s,m	Load a _i with a 6-bit negative value	027 <i>ijk</i>

Instructions 026 and 027 form a 32-bit word from the jk data in the instruction parcel. The low-order 6 bits are copied from the instruction parcel. For instruction 026, the high-order 26 bits are zeros. For instruction 027, the high-order 26 bits are ones. The result data is delivered to the A_j register.

The A_j exp instruction maps into either an 026, 027, 040, 041, or an 042 opcode. If all symbols within the expression have been previously defined within the currently enabled qualifier, CAL maps this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction is mapped into the 042 opcode.

CAL maps the A_j exp,S instruction into the 027 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction is mapped into the 026 opcode.

Instruction 026 loads the A_i register with positive jk.

Instruction 027 loads the A_i register with negative jk.

Examples:

Code Generated	Location		Operand	Comment
	1	10	20	35
026001		 a0	1	
026102		a1	2,s	
026104		al	4,s,p	
027177		a1	-1	
027177		al	-1,s	8
027106		a1	6,s,m	8
				1
026501		a5	possym,s	
026101		al	possym,s,p	
027201		a2	possym,s,m	1
042500 00000000001		a5	possym	; forward ; reference
1	possym 	=		 ; symbol with ; positive ; value
026401		a4	possym 	; backward ; reference
027376		a3	negsym, s	
026776		a7	negsym,s,p	
027076		a0	negsym,s,m	
042100 37777777776		a1 	 negsym 	; forward ; reference
-2	 negsym 	=	 -2 	 ; symbol with ; negative ; value
027376		 a3 	 negsym 	; backward ; reference

-

INSTRUCTIONS 030 - 033

Result	Operand	Description	Machine Instruction
vm	v _k ,z	Set vm from zero elements of (v _k)	030 <i>xxk</i>
vm	vk,n	Set vm from nonzero elements of (v _k)	031 <i>xxk</i>
vm	v _k ,p	Set vm from positive elements of (v_k)	032 xxk
vm	v,,m	Set vm from negative elements of (v_k)	033 <i>xxk</i>

Instructions 030 through 033 create a vector mask in the VM register based on the results of testing the contents of the elements of register V_k . The VM register is initially cleared, and a bit is entered in the VM register where elements of the vector stream meet the test criterion. The high-order bit position in the VM register corresponds to the first element of the vector. The bit positions are then assigned in order for the remainder of the vector stream.

These instructions are performed in the Vector Logical unit.

These instructions are part of the Vector Integer unit in those systems that contain the vector tailgating feature (S/N 2025, 2027, and above).

Code	e Generated	Location		Operand	Comment
		±	10	20	35
0300	001		vm	v1,z	
0310	001		vm	v1,n	
0320	001		vm	v1,p	
0330	001		vm	v1,m	
1				l i di second	

Result	Operand	Description	Machine Instruction
VM	sj	Copy (sj) to vm	034 <i>xjx</i>

Instruction 034 enters the VM register with a 64-bit word from the S_j register.

Example:

.

Code Generated	Location	Result 10	Operand 20	Comment 35	
034020		 vm 	s2		

Result	Operand	Description	Machine Instruction
dri		Disable halt on memory field range error	035 xx 0
eri		Enable halt on memory field range error	035xx1
dfi		Disable halt on floating-point error	035 <i>xx</i> 2
efi		Enable halt on floating-point error	035 xx 3

Instruction 035 alters 2 status bits (bits 21 and 22) in the Background Port Status register depending on the value of the k designator in the instruction parcel.

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
 035000		dri		
035001		eri		1
035002		dfi		
035003		efi		

INSTRUCTIONS 036 - 037

Result	Operand	Description	Machine Instruction
vl	ak	Copy (a _k) to vl	036 <i>xxk</i>
		Executes the same as 036xxk	037 <i>xxk</i>

Instruction 036 enters the low-order 6 bits of data from the A_k register into the VL register. A value of 0 in the VL register is interpreted as 64.

Code Generated	Location	Result	Operand	Comment	
	1	10	20	35	
			i	l	i
036004	1	vl	a4	l	Í
1	1	1	1	1	- 1

INSTRUCTIONS 040 - 041

Result	Operand	Description	Machine Instruction
a _i	exp	Load a _i with a value	040ixx m _l
a _i	exp,p	Load a _j with a 16-bit value	040ixx m _l
aį	exp,p,p	Load a _i with a 16-bit positive value	040ixx m _l
a _i	exp	Load a _i with a value	041 <i>ixx m_l</i>
a _i	exp,p	Load a _i with a 16-bit value	041ixx m _l
a _i	exp,p,m	Load a _i with a 16-bit negative value	041 <i>ixx m_l</i>

Instructions 040 and 041 enter a 32-bit constant into the A_i register. The low-order 16 bits are read from the following parcel in the instruction queue.

The A_j exp instruction maps into either an 026, 027, 040, 041, or an 042 opcode. If all symbols within the expression have been previously defined within the currently enabled qualifier, CAL maps this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction is mapped into the 042 opcode.

CAL maps the A_i exp,P instruction into the 041 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction is mapped into the 040 opcode.

For instruction 040, the high-order 16 bits are zero-filled.

For instruction 041, the high-order 16 bits are set to ones.

Examples:

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
040100 000174		 a1	124	
040100 000007		 a1	7,p	1
040100 000007	1	 a1 	7,p,p	
041100 177604		a1	-124	1
041100 177604		a1	-124,p	
041100 000007	1	 a1	7,p,m	
	1	1	1	
026100		 a1	0	
040100 000000		 a1	0,p	1
040600 004321		 a5	possym,p	
040000 004321		a0	possym,p,p	
041300 004321		a3	possym,p,m	
042200 00000004321		a2	possym	; forward ; reference
4321	 possym 	 	 o'4321 	<pre>; reference ; symbol with ; positive ; value</pre>
040500 004321		 a5 	l possym 	 ; backward ; reference

Ì

Examples (continued):

Location	Result	Operand	Comment
1	10	20	35
Ì	a4	-1	
l .	a4 	1-1 . b	1
	a3	negsym,p	I .
1			l l
l	a7	negsym,p,p	
1	 a0	l lnegsvm.p.m	
l	a1	negsym	; forward
1	1	l	; reference
Inegsym] =	-0 1234	<pre>; symbol with ; negative</pre>
1	1		; value
1		1	
i	a3	negsym	; backward
1	I		; reference
	Location 1 	a4 a4 a3 a7 a0 a1 negsym =	1 10 20 a4 -1 a4 -1,p a3 negsym,p a7 negsym,p,p a0 negsym,p,m a1 negsym negsym -0'1234

INSTRUCTIONS 042 - 043

Result	Operand	Description	Machine Instruction
a _i	exp	Load a _i with a value	042 <i>ixx m₁ m₂</i>
a _i	exp,h	Load a _i with a 32-bit value	042 <i>ixx m₁ m₂</i>
		Executes the same as 042 <i>ixx</i>	043 <i>ixx m₁ m₂</i>

Instruction 042 loads the A_i register with a 32-bit constant read from the next 2 parcels in the instruction queue.

The A_i exp instruction maps into either an 026, 027, 040, 041, or an 042 opcode. If all symbols within the expression have been previously defined within the currently enabled qualifier, CAL maps this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction is mapped into the 042 opcode.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	1	1	1	
042100 00004172107	i	a1	1111111	1
042100 00000000007		 a1	7,h	
026601		a6		
042600 00000000001		 a6	1,h	
042200 00007654321		a2	ı possym 	; forward ; reference
		1	1	
7654321	possym	= 	o'7654321	; symbol with ; positive
				; value
042500 00007654321		a5	l possym	 ; backward
			1	; reference
042500 00007654321	• • •	a5 	possym 	•

Examples (continued):

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	İ	l		
027376	l l	a3	-2	
042300 3777777776		 a3	-2,h	
042100 37776543211		 a1 	 negsym 	 ; forward ; reference
-1234567	 negsym 	 = 	 -o'1234567 	; symbol with ; negative
042300 37776543211		 a3	 negsym	; value ; backward
		l		; reference

(

Result	Operand	Description	Machine Instruction
a _i	[exp]	Read from location <i>exp</i> in Local Memory to a _i	044 <i>ixx m_I</i>

Instruction 044 enters the A_i register with the low-order 32 bits of a data word in Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section. Local Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003.

If the expression is immobile or relocatable relative to a task common section, CAL issues a warning message.

Code Generated	Location	Result 10	Operand 20	Comment 35
 044100 000003 		a1	 [1+2] 	

Result	Operand	Description	Machine Instruction
[exp]	a _k	Write (a _k) to location <i>exp</i> in Local Memory	045xxk m _l

Instruction 045 writes one 64-bit word in Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue. The data word is obtained by sign extending the content of the A_k register through the high-order 32 bit positions of the 64-bit word.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section. Local Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003.

If the expression is immobile or relocatable relative to a task common section, CAL issues a warning message.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
 045001 000003 	 	 [1+2] 	 a1 		

Result	Operand	Description	Machine Instruction
		Read from location a _k in Local Memory to a _i	046 <i>ix</i> k

Instruction 046 enters the A_i register with the low-order 32 bits of a word in Local Memory. The Local Memory address is obtained from the A_k register.

Code Generated	Location	Result 10	Operand 20	Comment 35	
 046102 		a1	 [a2] 	 	i I I

Result	Operand	Description	Machine Instruction
[a _k]	aj	Write (a _j) to location a _k in Local Memory	047 <i>xjk</i>

Instruction 047 writes one 64-bit word in Local Memory. The Local Memory address is obtained from the A_k register. The write data word is obtained by sign extending the contents of the A_j register through the high-order 32 bit positions of the 64-bit word.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
 047012 		[a2]	 a1 		

INSTRUCTIONS 050 - 052

Result	Operand	Description	Machine Instruction	
si	exp	Load s _i with a value	050ixx m ₁ m ₂	
si	exp,h	Load s _i with a 32-bit value	050ixx m ₁ m ₂	
si	exp,h,p	Load s _i with a 32-bit positive value	050ixx m _l m ₂	
si	exp	Load s _i with a value	051 <i>ixx m₁ m₂</i>	
si	exp,h	Load s $_i$ with a 32-bit value	051 <i>ixx m₁ m₂</i>	
si	exp,h,m	Load s _i with a 32-bit negative value	051 <i>ixx m₁ m₂</i>	
si	exp,l	Load s _i left side with a 32-bit value	052 <i>ixx m_l m₂</i>	

The S_i exp instruction maps into either an 050, 051, 052, 053, 116, or a 117 opcode. If all the symbols within the expression have been previously defined within the currently enabled qualifier, CAL maps this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction is mapped into the 053 opcode.

CAL maps the S_j exp,H instruction into the 051 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction is mapped into the 050 opcode.

Instructions 050 through 052 load a 64-bit value into the S_i register.

Instruction 050 reads the low-order 32 bits from the next 2 parcels in the instruction queue. The high-order 32 bits are zero-filled.

Instruction 051 reads the low-order 32 bits from the next 2 parcels in the instruction queue. The high-order 32 bits are filled with ones.

Instruction 052 reads the high-order 32 bits of a constant from the next 2 parcels in the instruction queue. The low-order 32 bits are zero-filled.

Examples:

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
050100 00004172107	1	 s1	1111111	
050100 00000000007		 s1	 7,h	
050100 00000000007		 s1 	7,h,p	
051100 37773605671	1	s1 	-1111111	
051100 37773605671		s1 	-1111111,h	
051100 00000000007		s1 	7,h,m	
052100 00000000007	1	s1	7,1	
	1	1		1
116403		s4 	3	
050400 00000000003		s4 s4	3,h	
050700 00000004321		s7 	possym,h	
050700 00000004321	1 1 1	s7 	possym,h,p	
051300 00000004321	1	s3	possym,h,m	
053000 000000000000000000004321		s0	possym	; forward ; reference
4321	possym 	=	 o'4321 	<pre> ; symbol with ; positive ; value</pre>
050400 00000004321		 s4 	 possym 	 ; backward ; reference

HR-02000-0D
Examples (continued):

Code Generated	Location		Operand	Comment
	1	10	20	35
 117775		s7	-3	
051700 3777777775		s7	-3,h	
051200 37777776544		s2	negsym, h	
050600 37777776544		só	negsym,h,p	
051500 37777776544	· ·	s5	negsym,h,m	
 053100 1777777777777777776544		s1	 negsym 	; forward ; reference
-6544	negsym	=	-o'1234	; symbol with ; negative ; value
051400 37777776544		s4 	negsym 	; backward ; reference
052200 10000300000		s2	1.0	
052300 30000300000		s3	-1.0	
052500 00000000001 		s5	 1,1 	; force left ; side opcode
053700 040003600000000000000000		s7	 sym 	; forward ; reference
 0400036000000000000000000	sym	=	6.0	
 052600 10000740000 		s6	 sym 	 ; backward ; reference

Result	Operand	Description	Machine Instruction
si	exp	Load s _i with a value	053 <i>ixx</i> m ₁ m ₂ m ₃ m ₄
s _i	exp,f	Load s _i with a 64-bit value	053 <i>ixx</i> m ₁ m ₂ m ₃ m ₄

The S_j exp instruction maps into either an 050, 051, 052, 053, 116, or a 117 opcode. If all the symbols within the expression have been previously defined within the currently enabled qualifier, CAL maps this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction is mapped into the 053 opcode.

Instruction 053 loads the S_i register with a 64-bit constant read from the following 4 parcels in the instruction queue.

Examples:

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	1	1		1
053100	l	' s1	11111111111111	1
0000000020126330410707	1		1	1
	1	1	1	
053100	, 	s1	7,f	
000000000000000000000000000000000000000	1		1	1
	1	1		
	1			
	1			
116607	1	ls6	17	
	1	1		1
053200	1	s2	7,f	1
000000000000000000000000000000000000000	1			
	1			i
053700	l	Is7	sym	; ; forward
0001234567012345670123	1			; reference
	, 		•	
1234567012345670123	sym	=	o'123456701234	5670123
		•		1
053000	I	s0	sym	; backward
0001234567012345670123	r .			; reference

HR-02000-0D

Result	Operand	Description	Machine Instruction
si	[exp]	Read from location <i>exp</i> in Local Memory	054 <i>ixx m</i> 1

Instruction 054 enters the S_i register with a 64-bit data word from the Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section. Local Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003.

If the expression is immobile or relocatable relative to a task common section, CAL issues a warning message.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
054100 000001		s1	 [1] 	

Result	Operand	Description	Machine Instruction
[exp]	sj	Write (s _j) to location <i>exp</i> in Local Memory	055 <i>xjx</i> m _l

Instruction 055 writes one 64-bit word into the Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue. The 64-bit word is obtained from the S_j register.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section. Local Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003.

If the expression is immobile or relocatable relative to a task common section, CAL issues a warning message.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
 055010 000001 		 [1] 	 s1 	

Result	Operand	Description	Machine Instruction
si	[a _k]	Read from location (a _k) in Local Memory	056 <i>ixk</i>

Instruction 056 enters the S $_i$ register with a 64-bit data word from Local Memory. The Local Memory address is obtained from the A $_k$ register.

Code Generated	Location 1	Result 10	Operand 20	Comment 35
 056102		 s1	 [a2]	
		1	1	I

Result	Operand	Description	Machine Instruction
[a _k]	si	Write (s _i) to location (a _k) in Local Memory	057 <i>ixk</i>

Instruction 057 stores one 64-bit word in Local Memory. The Local Memory address is obtained from the ${\rm A}_k$ register. The 64-bit word is obtained from the ${\rm S}_i$ register.

Code Generated	Location	Result 10	Operand 20	Comment 35	
057102		 [a2] 	s1		

Result	Operand	Description	Machine Instruction
si	(a _j ,a _k)	Read from Common Memory location $(a_j)+(a_k)$ to s_i	060 <i>ijk</i>

Instruction 060 reads one 64-bit word from Common Memory and enters it in the S_i register. The relative Common Memory location is determined by adding the contents of register A_j to the contents of register A_k .

Code Generated	Location	Result 10	Operand 20	Comment 35	
 060123		 s1 	 (a2,a3)		

	Result	Operand	Description	Machine Instruction
(aj,ak)	sį	Write (s_i) to Common Memory at location $(a_j) + (a_k)$	061 <i>ijk</i>

Instruction 061 stores one 64-bit word into Common Memory from the S_i register. The relative Common Memory location is determined by adding the contents of register A_j to the contents of register A_k .

Code Generated	Location	Result 10	Operand 20	Comment 35	-
061123		(a2,a3)	 s1		;

Result	Operand	Description	Machine Instruction
si	(a _k)	Read from Common Memory at location (a $_k$) to s $_i$	062 <i>ixk</i>

Instruction 062 reads one 64-bit word from Common Memory and enters it in the S_i register. The relative Common Memory location is obtained from the A_k register.

Code Generated	Location	Result 10	Operand 20	Comment 35
 062102 		 s1 	 (a2) 	

Result	Operand	Description	Machine Instruction
(a _k)	si	Write (s _i) to Common Memory at location (a _k)	063 <i>ixk</i>

Instruction 063 writes one 64-bit word in the Common Memory. The relative Common Memory location is obtained from the A_k register. The 64-bit word is obtained from the S_i register.

Code Generated	Location	Result 10	Operand 20	Comment 35
063102		 (a2)	 s1	
İ.	İ	l		

Result	Operand	Description	Machine Instruction
si	(ak,exp)	Read from Common Memory at location (a _k)+exp to s _i	064ixk m ₁ m ₂

Instruction 064 reads one 64-bit word from Common Memory and enters it in the S_i register. The relative Common Memory location is determined by adding the contents of register A_k to a 32-bit constant from the next 2 parcels in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section. Common Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003. Also, the parcel must not have a parcel address attribute.

An instruction that would normally translate into a $064ixk m_I m_2$ instruction that contains a zero expression can be converted by the assembler into a 062ixk instruction. For this conversion to occur, all symbols within the expression must be previously defined and must be defined within the currently enabled qualifier. Also the value of the expression must be zero and have an relative attribute of either absolute or relocatable relative to a stack section.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
 064102 00000000001	1	 s1	(a2,1)	
062204	1	 s2	(a4,0)	1
l	1	l	1	I

Result	Operand	Description	Machine Instruction
(ak,exp)	sį	Write (s _i) to Common Memory at location (a _k)+exp	065ixk m _l m ₂

Instruction 065 writes one 64-bit word into Common Memory. The relative Common Memory location is determined by adding the contents of the A_k register to a 32-bit constant from the next 2 parcels in the instruction queue. The 64-bit word is obtained from the S_j register.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section. Common Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003. Also, the parcel must not have a parcel address attribute.

An instruction that would normally translate into a $065ixk m_I m_2$ instruction that contains a zero expression can be converted by the assembler into a 063ixk instruction. For this conversion to occur, all symbols within the expression must be previously defined and must be defined within the currently enabled qualifier. Also the value of the expression must be zero and have an relative attribute of either absolute or relocatable relative to a stack section.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
		1	1	
065102 00000000001		(a2,1)	s1	1
063306	1	(a6,0)	ls3	1

Result	Operand	Description	Machine Instruction
s _i	(exp)	Read from Common Memory location <i>exp</i> to s _i	066ixx m _l m ₂

Instruction 066 reads one 64-bit word from Common Memory and enters it in the S_i register. The relative memory location is obtained from the next 2 parcels in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section. Common Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003. Also, the parcel must not have a parcel address attribute.

If the expression is immobile or relocatable relative to a task common section, CAL issues a warning message.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
 066100 00000000003	1	 s 1	 (1+2)	1
	Ì	l	Ì	ł

Result	Operand	Description	Machine Instruction
(exp)		Write (s _i) to Common Memory at location <i>exp</i>	067ixx m ₁ m ₂

Instruction 067 writes one 64-bit word in the Common Memory. The relative Common Memory location is obtained from the next 2 parcels in the instruction queue. The data word is obtained from the S_i register.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section. Common Memory section is defined in the Section Assignment subsection of the Pseudo Instruction section in CAL Assembler Version 2 Reference Manual, CRI publication SR-2003. Also, the parcel must not have a parcel address attribute.

If the expression is immobile or relocatable relative to a task common section, CAL issues a warning message.

Code Generated	Location	Result 10	Operand 20	Comment 35	
 067100 0000000003 		 (1+2) 	 s1 	1	

Result	Operand	Description	Machine Instruction
v _i	(a _j ,a _k)	Read from Common Memory location (a_j) incremented by (a_k) to v_i	070 <i>ijk</i>

Instruction 070 reads a vector stream of 64-bit words from Common Memory and enters it into the V_i register. The contents of the VL register determines the length of the stream.

The first address for the Common Memory reference is formed by adding the contents of the A_j register to the Background Processor base address. The following addresses for the Common Memory reference are separated by constant increments or decrements (strides). The stride is read from register A_k . A_k can contain positive, zero, or negative values.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
070123		 v1	 (a2,a3)		
1		1	1	1	1

Result	Operand	Description	Machine Instruction
(a _j ,a _k)	vį	Write (v_i) to Common Memory location (a_j) incremented by (a_k)	071ij k

Instruction 071 writes a vector stream of 64-bit words from the V_i register into Common Memory. The contents of the VL register determines the length of the stream.

The first address for the Common Memory reference is formed by adding the contents of the A_j register to the Background Processor base address. The following addresses for the Common Memory reference are separated by constant increments or decrements (strides). The stride is read from register A_k . A_k can contain positive, zero, or negative values.

Code Generated	Location 1	Result 10	Operand 20	Comment 35
071123		(a2,a3)	v1	

	Result	Operand	Description	Machine Instruction
v	'i	(a _k ,v _j)	Gather from Common Memory locations $(a_k)+(v_j)$ to v_i	072ijk

Instruction 072 reads a vector stream of 64-bit words from Common Memory into the V_i register. The contents of the VL register determines the length of the stream.

The relative Common Memory location is computed separately for each element of the vector. The contents of the A_k register is read at the beginning of instruction execution and held in the Common Memory port. The contents of the V_j register is streamed to the Common Memory port. The high-order 32 bits of this data are discarded. The low-order 32 bits are used as components in the address calculation.

The first address for the Common Memory reference is formed by adding the first element of V_j data to A_k data and the Background Processor base address. The following addresses for the Common Memory reference are formed by adding the following elements of V_j data to the A_k data and the Background Processor base address.

Code Generated	Location	Result 10	Operand 20	Comment 35
 072132 	 	 v1 	 (a2,v3) 	2 1

Resu	lt Op	erand	Description	Machine Instruction
(a _k ,v _j)	vi	Sc lo	atter (v _i) to Common Memory ocations (a _k)+(v _j)	073 <i>ijk</i>

Instruction 073 stores a vector stream of 64-bit words into Common Memory from the V_i register. The contents of the VL register determines the length of the stream.

The relative Common Memory location is computed separately for each element of this vector stream. The contents of the A_k register is read at the beginning of instruction execution and held in the Common Memory port. The contents of the V_j register is streamed to the Common Memory port. The high-order 32 bits of this data stream are discarded. The low-order 32 bits are used as components in the address calculation.

The first address for the Common Memory reference is formed by adding the first element of V_j data to A_k data and the Background Processor base address. The following addresses for the Common Memory reference are formed by adding the following elements of V_j data to the A_k data and the Background Processor base address.

Code Generated	Location 1	Result 10	Operand 20	Comment 35
073132		(a2,v3)	 v1 	

Result Operand		Description	Machine Instruction
"i	[a _k]	Read from Local Memory location (a _k) to v _i	074 <i>ixk</i>

Instruction 074 reads a stream of 64-bit words from Local Memory at consecutive locations. The initial Local Memory address is obtained from the A_k register. The data stream is entered into the V_i register. The contents of the VL register determines the length of the stream.

Example:

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
 074102 		 v1	 [a2] 	

-

Result	Operand	Description	Machine Instruction
[a _k]	v _i	Write (v _i) to Local Memory location (a _k)	075 <i>ixk</i>

Instruction 075 stores a vector stream of 64-bit words into Local Memory at consecutive locations. The initial Local Memory address is obtained from the A_k register. The V_i register contains the data stream, and the contents of the VL register determines the length of the stream.

Code Generated	Location	Result 10	Operand 20	Comment 35
075102		 [a2] 	 v1	

INSTRUCTIONS 076 - 077

Result	Operand	Description	Machine Instruction
pass		Pass	076 <i>xxx</i>
pass	exp	Pass	076 <i>ijk</i>
		Executes same as 076 <i>xxx</i>	077 xxx

Instructions 076 and 077 issue without functional activity.

Code Generated	Location	Result	Operand 20	Comment	_
		±v		 3 .7	=
076000 		pass			
076001 	1 1	pass	1		1

INSTRUCTIONS 100 - 103

Result	Operand	Description	Machin e Instruction
si	sj&sk	Logical product of (s_j) and (s_k) to s_i	100 <i>ijk</i>
si	#sk&sj	Logical product of (s _j) and complement (s _k) to s _i	101 <i>ijk</i>
si	sj∖sk	Logical difference of (s_j) and (s_k) to s_i	102 <i>ijk</i>
si	sj!sk	Logical sum of (s_j) and (s_k) to s_i	103 <i>ijk</i>
si	sj	S register copy (j=k)	103 <i>ijj</i>

Instructions 100 through 103 perform scalar logical operations. The operands are obtained from registers S_j and S_k , and the result is returned to register S_i .

Instructions 100 and 101 read two 64-bit scalar operands and form the bit-by-bit logical product. Instruction 101 complements the S_k data before the logical product is formed.

Instruction 102 reads two 64-bit scalar operands and forms the bit-by-bit logical difference.

Instruction 103 reads two 64-bit scalar operands and forms the bit-by-bit logical sum.

HR-02000-0D

Examples:

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	1		İ	İ
100123	l	s1	s2&s3	
101132		s1	 #s2&s3	
101152		51	#52055	1
102123	Ì	s1	s2\s3	i
103123		s1	s2!s3	
103122	1	s1	 s2	1
103166	F I	197	132	1

1

INSTRUCTIONS 104 - 105

Result	Operand	Description	Machine Instruction
si	^s j ^{+s} k	Integer sum of (s _j)+(s _k) to s _i	104 <i>ijk</i>
si	^s j ^{-s} k	Integer difference of (s _j)-(s _k) to s _i	105 <i>ijk</i>

Instructions 104 and 105 perform integer arithmetic. The operands are obtained from registers S_j and S_k , and the result is returned to register S_i .

Instruction 104 reads two 64-bit scalar operands and forms the integer sum.

Instruction 105 reads two 64-bit scalar operands and forms the integer difference.

Examples:

Code Generated	Location	Result 10	Operand 20	Comment 35	
104123		 s1	 s2+s3		
105123		 s1 	s2-s3 		

Result	Operand	Description	Machine Instruction
s _i	psj	Population count of (s _j) to s _i	106 <i>ij</i> 0
si	qsj	Parity of Population count(s _j) to s _j	106 <i>ij</i> 1
si	zsj	Leading zero count of (s _j) to s _j	107 <i>ijx</i>

Instruction 106*ij*0 reads a 64-bit operand from the S_j register and forms a count of the number of 1 bits in the operand. This count is delivered as a positive integer to the S_j register.

Instruction 106*ij*1 counts the number of bits set to 1 in the S_j register. Then the low-order bit, showing the odd/even state of the result, is transferred to the low-order bit position of the S_j register. The high-order 63 bits are cleared. The actual population count is not transferred.

Instruction 107 reads a 64-bit operand from the S_j register and forms a count of the number of leading zeros in the operand. The operand is considered a field of 64 individual bits in this operation. The resulting count can have the values 0 through 64. The result is delivered to the S_j register as a positive integer.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
106120	1	s1	ps2	
 106121	1	 s1	 qs2	
107120	l	s1	252	i i
1		l	l	1

Result	Operand	Description	Machine Instruction
si	s _i <exp< td=""><td>Shift (s_i) left <i>exp=</i>64-<i>jk</i> places to s_i</td><td>110<i>ijk</i></td></exp<>	Shift (s _i) left <i>exp=</i> 64- <i>jk</i> places to s _i	110 <i>ijk</i>
s _i	s _i >exp	Shift (s _i) right <i>exp=jk</i> places to s _i	111 <i>ijk</i>

Instructions 110 and 111 shift 64-bit values in an S register by an amount specified by jk.

Instruction 110 reads a 64-bit operand from the S_i register, shifts the data to the left, and returns it to the S_i register. The number of bit positions in the shift count is a constant from the instruction parcel. This constant has a value 64 minus the low-order 6 bits in the parcel. The range of this constant is 1 through 64. The CAL assembler allows, however, a range of 0 through 64. When 0 is specified, CAL changes the opcode from 110 to 111 and inserts zero into the *jk* field. Thus, as expected, S_i is shifted zero bits.

The data is shifted left in an open-ended manner. That is, zero bits are inserted from the right as bits shift off to the left. A shift count of 64 results in a word of all zeros.

Instruction 111 reads a 64-bit operand from the S_i register, shifts the data to the right, and returns it to the S_i register. The number of bit positions in the shift count is a constant from the instruction parcel. This constant has a value equal to the low-order 6 bits in the parcel. The range of this constant is 0 through 63. The CAL assembler allows, however, a range of 0 through 64. When 64 is specified, CAL changes the opcode from 111 to 110 and inserts zero into the jk field. Thus, as expected, S_i is zeroed.

The data is shifted right in an open-ended manner. That is, zero bits are inserted from the left as bits shift off to the right.

Code Generated	Location	Result	Operand	Comment
And the second second second second second second second second second second second second second second second	1	10	20	35
110177		s1	s1<1	
111100		s1	 s1<0	1 1
111302		s3	 s3>2	
110300		s3	 s3>d'64	
110300		s3	 s3>o'100	
	1		1	1

Result	Operand	Description	Machine Instruction
si	s _i ,s _j <a<sub>k</a<sub>	Shift (s _i and s _j) left (a _k) places to S _i	112 <i>ijk</i>
si	sj,s _i >a _k	Shift (s _i and s _j) right (a _k) places to s _i	113 <i>ijk</i>

Instructions 112 and 113 shift 128-bit values formed from two S registers. The data is shifted in an open-ended manner. That is, as bits shift off one end of the register, zeros are inserted in the other end.

Instruction 112 reads two 64-bit operands from registers S_i and S_j . The data is concatenated in a 128-bit field with the low-order bit of S_j next to the high-order bit of S_j data.

Instruction 113 reads two 64-bit operands from registers S_i and S_j . The data is concatenated in a 128-bit field with the low-order bit of S_j next to the high-order bit of S_j data.

The result field is taken from the 64-bit window corresponding to the original S_i data. The shift count is read from the A_k register. The A register contents is treated as a 32-bit positive integer. Shift counts greater than or equal to 128 result in a zero data field, a shift count of 64 results in the S_j data, and a shift count of 0 results in the original S_i data.

		•		
Code Generated	Location	Result	Operand	Comment
	1	10	20	35
1		1		1
112123		sl	s1,s2 <a3< td=""><td></td></a3<>	
 113123	1	 s1	 s2.s1>a3	

I

Examples:

I

Result	Operand	Description	Machine Instruction
si	vm	Transmit (vm) to s _i	114 <i>i</i> xx

Instruction 114 reads the 64-bit mask from the VM register and enters it into the S_i register.

Code Generated	Location	Result 10	Operand 20	Comment 35	_
		 s1	 vm		
					i

Result	Operand	Description	Machine Instruction
si	rt	Transmit real-time count to s _i	115 <i>ixx</i>

Instruction 115 reads the 64-bit real-time clock and enters the count into the S_i register.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
 115100 		 s1 	 rt 		

INSTRUCTIONS 116 - 117

Result	Operand	Description	Machine Instruction
s _i	exp	Load s_i with a value	116 <i>ijk</i> 116 <i>ijk</i>
s _i	exp,s exp,s,p	Load s _i with a 6-bit value Load s _i with a 6-bit positive value	116 <i>ijk</i>
s _i	exp	Load s _i with a value	117 <i>ijk</i>
si	exp,s	Load s _i with a 6-bit value	117 <i>ijk</i>
s _i	exp,s,m	Load s _i with a 6-bit negative value	117 <i>ijk</i>

The S_i exp instruction maps into either an 050, 051, 052, 053, 116, or a 117 opcode. If all the symbols within the expression have been previously defined within the currently enabled qualifier, CAL maps this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction is mapped into the 053 opcode.

CAL maps the S_i exp,S instruction into the 117 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction is mapped into the 116 opcode.

Instructions 116 and 117 form a 64-bit word from the jk data in the instruction parcel. The low-order 6 bits are copied from the instruction parcel. The result is delivered to the S_i register.

For instruction 116, the high-order bits are zeros.

For instruction 117, the high-order bits are ones.

Examples:

,

Code Generated	Location		Operand	Comment
	1	10	20	35
	1			
116101	1	s1	1	
116102	Ì	s1	2,s	
116104	1			4 2
110104	1	s1	4,s,p	
117177	1	s1	-1	l
117177		 s1	 -1,s	
	1			
117106	1	s1	6,s,m	1
	1	l		l l
	i	1	Ì	
116404		s4 	possym,s	
116004	1	s0	possym,s,p	
117504	ļ	 _ E		
11/504	1	ສ 5	possym,s,m 	
053100	I	s1	possym	; forward
000000000000000000000000000000000000000	1		1	; reference
4	possym	=	4	; symbol with
	1			; positive
			1	; value
116704	i	s7	possym	; backward
•	1		1	; reference
			l	
117675				
117675		s6	negsym, s	
116375	i	ş3	negsym,s,p	
117275	1	s2		
11/2/5		52	negsym,s,m 	
053700	Ì	s7	negsym	; forward
1777777777777777777777777				; reference
-3	negsym	=	-3	; symbol with
	1		1	; negative
	1		1	; value
117175	i	s1	negsym	; backward
	1		1	; reference

HR-02000-0D

3-64

INSTRUCTIONS 120 - 121

Result	Operand	Description	Machine Instruction
si	sj+fs _k	Floating-point sum of (s _j) and (s _k) to s _i	120 <i>ijk</i>
s _i	sj-fs _k	Floating-point difference of (s_j) and (s_k) to s_i	121 <i>ijk</i>

Instructions 120 and 121 perform floating-point arithmetic operations.

Instruction 120 forms the 64-bit floating-point sum of two 64-bit floating-point operands read from registers S_j and S_k . The result is delivered to the S_i register.

Instruction 121 forms the 64-bit floating-point difference of two 64-bit floating-point operands. The minuend is read from the S_j register and the subtrahend from the S_k register. The result is delivered to the S_j register.

Subsection 2.4.8, Floating-point Add Functional unit, describes special case treatment of instructions 120 and 121.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
120123	1	 s1	s2+fs3		
121123		 s1 	s2-fs3		

INSTRUCTIONS 122 - 123

Result	Operand	Description	Machine Instruction
si	fix,s _k	Convert (s _k) from floating point to integer and enter into s _i	122 <i>ixk</i>
s _i	flt,s _k	Convert (s_k) from integer to floating point and enter into s_j	123 <i>ixk</i>

Instructions 122 and 123 perform conversions between floating-point and integer (fixed-point) formats.

Instruction 122 reads a floating-point operand from the S_k register and delivers an integer result to the S_j register. The conversion from floating-point to integer is accomplished by adding the operand to a constant in the Floating-point Add unit. The result is then sign extended to form a 64-bit integer.

Instruction 123 reads an integer operand from the S_k register and delivers a floating-point result to the S_i register. The conversion from integer to floating-point is accomplished by adding the operand to a constant in the Floating-point Add unit.

Subsection 2.4.8, Floating-point Add Functional unit, describes special case treatment of instructions 122 and 123.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
122102		s1	 fix,s2	
123102		s1	 flt,s2	1
	l e e	I	I	I

INSTRUCTIONS 124 - 125

	Result	Operand	Description	Machine Instruction
si		^s j*fsk	Floating-point product of (s_j) and (s_k) to s_i	124 <i>ijk</i>
			Executes same as 124 <i>ijk</i>	125 <i>ijk</i>

Instruction 124 forms the 64-bit floating-point product of two 64-bit floating-point operands. The operands are read from registers S_i and S_k . The result is delivered to the S_i register.

Subsection 2.4.9, Floating-point Multiply Functional unit, describes special case treatment of instruction 124.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
Ì	ĺ			
124123	l	s1	s2*fs3	
1	I	1	1	1

INSTRUCTIONS 126 - 127

Result	Operand	Description	Machine Instruction
si	sj*isk	Reciprocal iteration of $2-(s_j)*(s_k)$ to s_i	126 <i>ijk</i>
s _i	sj*qsk	Reciprocal square root iteration of $[3-(s_j)*(s_k)]/2$ to s_j	127ijk

Instruction 126 forms the 64-bit floating-point quantity used in the reciprocal iteration algorithm. The operands are read from registers S_j and S_k . The result is delivered to the S_j register.

Instruction 127 forms a floating-point quantity used in the reciprocal square root iteration algorithm. The operands are read from registers S_j and S_k . The result is delivered to the S_j register.

See subsection 2.4.9, the Floating-point Multiply Functional unit, for a description of this sequence.

CAUTION

Instruction 126 should be used only with the reciprocal approximation instruction (132), and instruction 127 should be used only with the reciprocal square root approximation instruction (133).

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
126123		s1	 s2*is3	
127112		s1	s1*qs2	
	 Divide	e Sequence		1
052100 10001300000		s1	 16.	
052200 10000700000		s2	4.	
132320		s 3	/hs2	 ; reciprocal ; approx.
126423		s4	s2*is3 	; correction ; factor
124534		s5	s3*fs4	; reciprocal
124615		só	 s1*fs5	; quotient

INSTRUCTIONS 130 - 131

Result	Operand	Description	Machine Instruction
si	^a k	Transmit (a _k) to s _i with no sign extension	130 <i>ixk</i>
si	+ak	Transmit (a _k) to s _i with sign extension	131 <i>ixk</i>

Instructions 130 and 131 read a 32-bit operand from the ${\rm A}_k$ register and transmit it to the ${\rm S}_i$ register.

Instruction 130 zero-fills the high-order 32 bits, creating a 64-bit result.

Instruction 131 fills the high-order 32 bits with copies of bit 2^{31} , creating a 64-bit result.

Code Generated	Location	Result	Operand	Comment	
	1	10	20	35	
130102		s1	a2		
131102		s1	+a2	1	
	l	•	l	Ì	

INSTRUCTIONS 132 - 133

Result	Operand	Description	Machine Instruction
s _i	/hsj	Floating-point reciprocal approximation of (s _j) to s _i	132 <i>ijx</i>
si	*qsj	Floating-point reciprocal square root approximation of (s _j) to s _j	133 <i>ijx</i>

Instruction 132 forms a floating-point first approximation to the reciprocal of a floating-point operand. The operand is read from the S_j register, and the result is delivered to the S_j register.

Instruction 133 forms a floating-point first approximation to the reciprocal square root of a floating-point operand. The operand is read from the S_j register, and the result is delivered to the S_j register.

See subsection 2.4.9, Floating-point Multiply Functional unit, for details of the sequence.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	ł		i	
132120		s1	/hs2	
 133120		s1	 *qs2	
1133120		ST	1~422	
	l		Ì	İ
8	Square I	Root Seque	ince	
052100 10001300000	1	s1	16.	
	l		i I	i i
133210		s2	*qs1	; square root
8				; approx.
124312		s3	 s1*fs2	; half-prec.
	I			; square root
1	1		•	
127423		s4	s2*qs3	; square root
1	I I			; iteration
124534		s5	s3*fs4	; square root
1	l	ł	ł	

INSTRUCTIONS 134 - 137

Result	Operand	Description	Machine Instruction
		Pass	134 <i>xxx</i>
		Pass	135xxx
		Pass	136 <i>xxx</i>
		Pass	137 <i>xxx</i>

Instructions 134 through 137 issue without functional activity. The assembler does not use these instructions. See the 076 opcode.

The shared registers use these instructions, described below, in S/N 2025 only.

Result	Operand	Description	Machine Instruction
Ak	SRj	Set Shared register $j(j=0 \text{ or } 1)$ from Ak	134 <i>xjk</i>
		Pass	135 <i>xxx</i>
SRj	Ai	Read Shared register $j(j=0 \text{ or } 1)$ to Ai	1 36 <i>ijx</i>
Aį	SR _j +	Read and increment Shared register j to Ai (j =0 or 1)	137 <i>ij</i> x

INSTRUCTIONS 140 and 141

Result	Operand	Description	Machine Instruction
vi	s j ^{&v} k	Logical products of (s_j) and (v_k) to v_j	140 <i>ijk</i>
vi	∨j ^{&v} k	Logical products of (v_j) and (v_k) to v_i	141 <i>ijk</i>

Instruction 140 reads a stream of vector elements from the V_k register, processes the data in the Vector Logical unit, and delivers a stream of result elements to register V_i . Data is read from the S_j register and is held in the Vector Logical unit during the streaming operation.

Instruction 141 reads two sets of vector elements, processes them in the Vector Logical unit, and delivers result elements to register V_i . The source streams are from the V_i and V_k registers.

For both instructions, the VL register determines the number of operations performed. Each element of the vector is processed independent of the other elements in the stream. A bit-by-bit logical product is formed between the two source operands. The resulting 64 logical products are then delivered as one element to the destination stream.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
			1	
140123	İ	v1	s2&v3	i
			ł	
141123	1	v1	v2&v3	1

Result	Operand	Description	Machine Instruction
vi	sj\vk	Logical differences of (s _j) and (v _k) to v _i	142 <i>ijk</i>
vi	vj\vk	Logical differences of (v_j) and (v_k) to v_i	143 <i>ijk</i>
v _i	0	Clear v _i	143 <i>iii</i> †

+ Special syntax form

Instruction 142 reads a stream of vector elements from register V_k , processes the data in the Vector Logical unit, and delivers a stream of result elements to the V_i register. Data is read from the S_j register and is held in the Vector Logical unit during the streaming operation.

Instruction 143 reads two streams of vector elements, processes them in the Vector Logical unit, and delivers a stream of result elements to register V_i . The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the operation length. Each element of the vector stream is processed independent of the other elements in the stream. A bit-by-bit logical difference is formed between the two source operands. The resulting 64 logical differences are delivered as one element to the destination stream.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
142123		v1	 s2\v3	
143123		v1	v2\v3	
 143666		v6	0	
1				1

INSTRUCTIONS 144 and 145

	Result	Operand	Description	Machine Instruction
vi		sj!vk	Logical sums of (s _j) and (v _k) to v _i	144 <i>ijk</i>
v _i		sj	Copy (s _j) to v _i	144 <i>iji</i> †
v _i		vj!vk	Logical sums of (v_j) and (v_k) to v_i	145 <i>ijk</i>
\v_i		۷j	v register copy (j=k)	145 <i>ijj</i>

+ Special syntax form

Instruction 144 reads a stream of vector elements from register V_k , processes the data in the Vector Logical unit, and delivers a stream of result elements to the V_j register. Data is read from the S_j register and is held in the Vector Logical unit during the streaming operation.

Instruction 145 reads two streams of vector elements, processes them in the Vector Logical unit, and delivers a stream of result elements to register V_i . The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the operation length. Each element of the vector stream is processed independent of the other elements in the stream. A bit-by-bit logical sum is formed between the two source operands. The resulting 64 logical sums are delivered as one element to the destination stream.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
144123		v1	s2!v3	
144121		v1	s2	
145123		v1	v2!v3	
145122		v1	 v2	1

Examples:

HR-02000-0D

INSTRUCTION 146

Result	Operand	Description	Machine Instruction
	sj!vk&vm	Transmit (s _j) if vm bit=1; (v _k) if vm bit=0 to v _i	146 <i>ijk</i>

Instruction 146 reads a stream of vector elements in sequence from the V_k register, processes the data in the Vector Logical unit, and delivers a stream of result elements to the V_i register. Data is read from the S_j register and is held in the Vector Logical unit during the streaming operation. The contents of the VL register determine the vector stream length.

The VM register works as a control mechanism to select either the S register data or the vector element data as each element arrives at the Vector Logical unit. A bit of VM register data is associated with each element. The high-order bit of VM data is associated with the first vector element. The following bits of VM register data correspond with the following vector elements. The S register data is selected as a result element if the VM register contains a 1 in the designated element if the VM register contains a 0 in the designated element position.

These instructions are part of the Vector Integer unit in those systems that contain the vector tailgating feature (S/N 2025, 2027, and above).

Code Gene	erated	Location	Result 10	Operand 20	Comment 35	
 146123 		 	 v1 	 s2!v3&vm 		

Result	Operand	Description	Machine Instruction
vi	vj!v _k &vm	Transmit (v_j) if vm bit=1; (v_k) if vm bit=0 to v_j .	147 <i>ijk</i>

Instruction 147 reads two streams of vector elements, processes them in the Vector Logical unit, and delivers a stream of result elements to the V_i register. The source streams are from registers V_j and V_k . The contents of the VL register determine the length of each vector stream.

The VM register works as a control mechanism to select either the V_j data or the V_k data as each element pair arrives at the Vector Logical unit. A bit of VM register data is associated with each element. The high-order bit of VM data is associated with the first vector element. The following bits of VM register data correspond with the following vector elements. The V_j data is selected as a result element if the VM register contains a 1 in the designated element position. The V_k register element is selected as a result element if the VM register contains a 0 in the designated element position.

These instructions are part of the Vector Integer unit in those systems that contain the vector tailgating feature (S/N 2025, 2027, and above).

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
1	1	l	I	I
147123		v1	v2!v3&vm	
1		1	1	1

INSTRUCTIONS 150 and 151

Result	Operand	Description	Machine Instruction
v _i	vj <ak< td=""><td>Shift (v_j) left (a_k) bits with zero-fill, results to v_i</td><td>150<i>ijk</i></td></ak<>	Shift (v _j) left (a _k) bits with zero-fill, results to v _i	150 <i>ijk</i>
v _i	vj>ak	Shift (v_j) right (a_k) bits with zero-fill, results to v_i	151 <i>ijk</i>

Instructions 150 and 151 read a stream of vector elements in sequence from the V_j register, process the data in the Vector Integer unit, and deliver a stream of result elements to the V_j register. Data is read from the A_k register and is held in the Vector Integer unit during the streaming operation. The contents of the VL register determine the vector stream length.

Instruction 150 shifts data to the left and instruction 151 shifts data to the right. Each element of the vector stream is processed independent of the other elements in the stream. Each element is shifted by the number of bit positions indicated by the A_k register value. Zero bits are inserted as bits shift off.

The contents of the A_k register is treated as a 32-bit positive integer. Shift counts equal to or greater than 64 cause a zero data field.

These instructions are part of the Vector Shift unit in those systems with the vector tailgating feature (S/N 2025, 2027, and above).

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
150123		v1	v2 <a3< td=""><td></td></a3<>	
151123	1	 v1	 v2>a3	
	1	I	1	

INSTRUCTIONS 152 and 153

Result	Operand	Description	Machine Instruction
v _i	vj,vj ^{<a< sup="">k</a<>}	Double shift (v $_j$) left (a $_k$) places to V $_i$	152 <i>ijk</i>
vi	vj,vj>a _k	Double shift (v $_j$) right (a $_k$) places to v $_i$	153 <i>ijk</i>

Instructions 152 and 153 process the elements of data from the V_j register in pairs for this sequence. Each element is concatenated with the following element and the resulting 128-bit field is shifted by the number of bit positions in the A_k register data. A 64-bit field from the original element window is then delivered to the destination vector stream.

Instruction 152 shifts data to the left. The first element of V_j data is positioned in the high-order 64 bits of the 128-bit shift field. The second element of V_j data is positioned in the low-order 64 bits of the 128-bit shift field. The 128-bit field then shifts left by the amount of the shift count. A first result element is read from that portion of the 128-bit field originally occupied by the first element of data.

The second element of V_j data is then positioned in the higher portion of the 128-bit shift field. The third element of V_j data is entered in the low-order 64 bits of the field. This 128-bit field is then shifted left by the amount of the shift count. A second result element is read from the high-order 64 bits of the 128-bit field originally occupied by the second element of data.

This process continues until the last element of data is entered in the high-order 64 bits of the 128-bit shift field. A zero field is entered in the low-order 64 bits. This 128-bit field is then shifted left by the amount of the shift count. The last result element is read from the upper portion of the shift field.

The A_k register contents is treated as a 32-bit positive integer. Shift counts greater than 128 result in a zero data field. Zero bits are inserted at the right end of the 128-bit shift field as bits are shifted off to the left.

INSTRUCTIONS 152 and 153 (continued)

Instruction 153 shifts data to the right. The first element of V_j data is positioned in the low-order 64 bits of the 128-bit shift field. The high-order 64 bits of the 128-bit shift field is cleared. The 128-bit field then shifts to the right by the amount of the shift count. A first result element is read from the low-order 64 bits of the 128-bit field originally occupied by the first element of data.

The second element of V_j data is then positioned in the lower portion of the 128-bit shift field. The first element of V_j data is entered in the high-order 64 bits of the field. This 128-bit field is then shifted right by the amount of the shift count. A second result element is read from the low-order 64 bits of the 128-bit field originally occupied by the second element of data.

This process continues until the last element of data is entered in the low-order 64 bits of the 128-bit shift field. The preceding element is entered in the high-order 64 bits. This 128-bit field is then shifted right by the amount of the shift count. The last result element is read from the low-order 64 bits of the field.

The A_k register contents is treated as a 32-bit positive integer. Shift counts greater than 128 result in a zero data field. Zero bits are inserted at the left end of the 128-bit shift field as bits are shifted off to the right.

	Code Generated	Location 1	Result 10	Operand 20	Comment 35
	152123		v1	v2,v2 <a3< td=""><td></td></a3<>	
 	153123		v1	v2,v2>a3	

INSTRUCTION 154

Result	Operand	Description	Machine Instruction
,	sj*f∨k	Floating-point product of (s_j) and (v_k) to v_i	154 <i>ijk</i>

Instruction 154 reads a stream of vector elements in sequence from the V_k register, processes the data in the Floating-point Multiply unit, and delivers a stream of result elements to the V_i register. Data is read from the S_j register and is held in the Floating-point Multiply unit during the streaming operation. The contents of the VL register determine the vector stream length.

Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Multiply unit forms the 64-bit floating-point product of the arriving vector element and the scalar operand held in the unit. The result element is delivered to the V_j register. See subsection 2.4.9, Floating-point Multiply Functional unit, for details and special case treatment.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
 154123 		v1	s2*fv3	

INSTRUCTION 155

	Result	Operand	Description	Machine Instruction
v	i	∨j*f∨k	Floating-point product of (v_j) and (v_k) to v_j	155 <i>ijk</i>

Instruction 155 reads two streams of vector elements, processes them in the Floating-point Multiply unit, and delivers a result stream to the V_i register. The source streams are from registers V_j and V_k . The VL register determines the length of each vector stream.

Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Multiply unit forms the 64-bit floating-point product of the arriving vector elements. The result element is delivered to the V_i register. See subsection 2.4.9, Floating-point Multiply Functional unit, for details and special case treatment.

Code Generated	Location	Result 10	Operand 20	Comment 35
 155123		v1	 v2*fv3 	

INSTRUCTIONS 156 and 157

Result	Operand	Description	Machine Instruction
vi	vj*ivk	Reciprocal iteration of $2-(v_j)*(v_k)$ to v_i	156 <i>ijk</i>
vi	∨j*qvk	Reciprocal square root iteration of $[3-(v_j)*(v_k)]/2$ to v_i	157 <i>ijk</i>

Instructions 156 and 157 read two streams of vector elements, process them in the Floating-point Multiply unit, and deliver a result stream to the V_i register. The source streams are from registers V_j and V_k . The contents of the VL register determine the length of each vector stream.

For instruction 156, the Floating-point Multiply unit forms a 64-bit floating-point quantity used in the reciprocal iteration algorithm from each pair of arriving vector elements.

For instruction 157, the Floating-point Multiply unit forms a 64-bit floating-point quantity used in the reciprocal square root iteration algorithm from each pair of arriving elements.

See subsection 2.4.9, Floating-point Multiply Functional unit, for details and special case treatment.

Code Generated	Location 1	Result 10	Operand 20	Comment 35	
 156123		 v1	v2*iv3		İ
 157123 		 v1 	v2*qv3		

INSTRUCTIONS 160 and 161

Result	Operand	Description	Machin e Instruction
v _i	^s j+ ^v k	Integer sums of (s_j) and (v_k) to v_j	160 <i>ijk</i>
vi	^v j⁺ ^v k	Integer sums of (v_j) and (v_k) to v_j	161 <i>ijk</i>

Instruction 160 reads a stream of vector elements from the V_k register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the V_j register. Data is read from the S_j register and is held in the Vector Integer unit during the streaming operation.

Instruction 161 reads two streams of vector elements, processes them in the Vector Integer unit, and delivers a stream of result elements to the V_i register. The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the vector stream length. Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit forms the integer sum of the two operands. The result is delivered as one element of the destination stream.

Code Generated	Location	Result 10	Operand 20	Comment 35
160123		v1	s2+v3	
 161123 		v1	v2+v3	

INSTRUCTIONS 162 and 163

Result	Operand	Description	Machine Instruction
vi	^s j- ^v k	Integer differences of (s $_j$) and (v $_k$) to v $_i$	162 <i>ijk</i>
vi	[∨] j ^{−∨} k	Integer differences of (v_j) and (v_k) to v_i	163 <i>ijk</i>
v _i	^{-v} k	Copies twos complement of (v_k) to v_i	163 <i>iik</i> †

+ Special syntax form

Instruction 162 reads a stream of vector elements from V_k register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the V_i register. Data is read from the S_j register and is held in the Vector Integer unit during the streaming operation.

Instruction 163 reads two streams of vector elements, processes them in the Vector Integer unit, and delivers a stream of result elements to the V_j register. The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the vector stream length. Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit forms the integer difference of the two operands. The result is delivered as one element of the destination stream.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
162123	1	 v1	s2-v3	
163123		 v1	 v2-v3	
163774		v7	-v4	
	ł	1		

INSTRUCTIONS 164 - 165

Result	Operand	Description	Machine Instruction
vi	₽ ^v j	Population counts of (v_j) to v_i	164 <i>ij</i> 0
vį	qvj	Population count parity of (v _j) to v _j	164 <i>ij</i> 1
vi	zvj	Leading zero count of (v _j) to v _i	165 <i>ijx</i>

Instruction 164 reads a stream of vector elements in sequence from the V_j register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the V_i register. The contents of the VL register determine the vector stream length.

Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit counts the number of 1 bits in each vector element and delivers the count as a positive integer to the result stream.

Instruction 164*ij*0 counts the number of bits set to 1 in each element of V_j and enters the results into corresponding elements of V_i . The results are entered into the low-order 7 bits of each V_i element; the remaining high-order bits of each V_i element are zeroed.

Instruction 164*ij*1 counts the number of bits set to 1 in each element of V_j . The least significant bit of each result shows whether the result is an odd or even number. Only the least significant bit of each result is transferred to the least significant bit position of the corresponding element of register V_j . The remainder of the result is set to zeros. The actual population count results are not transferred.

Instruction 165ijx reads a stream of vector elements in sequence from the V_j register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the V_j register. The contents of the VL register determine the vector stream length.

Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit counts the number of leading zeros in each element. The element is considered as a field of 64 individual bits in this operation. This count is delivered as a positive integer to the result stream.

These instructions are part of the Vector Shift unit in those systems that contain the vector tailgating feature (S/N 2025, 2027, and above).

HR-02000-0D

3-87

Code Generated	Location	Result	Operand	Comment
-	1	10	20	35
164120		 v1	pv2	
164121		v1	 qv2	
165120	1	v1		

Result	Operand	Description	Machine Instruction
vi	/hv _k	Floating-point reciprocal approximations of (v _k) to v _i	166 <i>ixk</i>
vi	*qvk	Floating-point reciprocal square root approximations of (v _k) to v _i	167 <i>ixk</i>

Instruction 166 and 167 read a stream of vector elements in sequence from the V_k register, process the data in the Floating-point Multiply unit, and deliver a stream of result elements to the V_i register. The contents of the VL register determines the length of the vector stream. See subsection 2.4.9, Floating-point Multiply Functional unit, for details of this sequence.

For instruction 166, the Floating-point Multiply unit forms a floating-point quantity which is a first approximation to the reciprocal of the arriving vector element.

For instruction 167, the Floating-point Multiply unit forms a floating-point quantity which is a first approximation to the reciprocal square root of the arriving vector element.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
166102		v1	/hv2	
167103		 v1	 *qv3	
1	1	I	ł	1

INSTRUCTIONS 170 - 171

Result	Operand	Description	Machine Instruction
vi	sj+fv _k	Floating-point sum of (s_j) and (v_k) to v_i	170 <i>ijk</i>
vi	vj+fvk	Floating-point sum of (v_j) and (v_k) to v_i	171 <i>ijk</i>

Instruction 170 reads a stream of vector elements in sequence from the V_k register, processes the data in the Floating-point Add unit, and delivers a stream of result elements to the V_i register. Data is read from the S_j register and is held in the Floating-point Add unit during the streaming operation.

Instruction 171 reads two streams of vector elements, processes them in the Floating-point Add unit, and delivers a result stream to the V_i register. The source streams are from registers V_j and V_k .

For both instructions, the contents of the VL register determine the vector stream length. Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Add unit forms the 64-bit floating-point sum of the two operands. The result is delivered to register V_i . See subsection 2.4.8, Floating-point Add Functional unit, for details and special case treatment.

Code Generated	Location	Result 10	Operand 20	Comment 35	
170123		 v1	 s2+fv3		
 171123 		v1	 v2+fv3 		

INSTRUCTIONS 172 - 173

Result	Operand	Description	Machine Instruction
vi	sj-fvk	Floating-point difference of (s $_j$) and (v $_k$) to v $_i$	172 <i>ij</i> k
v _i	vj-fv _k	Floating-point difference of (v_j) and (v_k) to v_i	173 <i>ijk</i>
vi	-fv _k	Copy normalized negative of (v _k) to v _i	173 <i>iik</i> †

+ Special syntax form

Instruction 172 reads a stream of vector elements in sequence from the V_k register, processes the data in the Floating-point Add unit, and delivers a stream of result elements to the V_j register. Data is read from the S_j register and is held in the Floating-point Add unit during the streaming operation.

Instruction 173 reads two streams of vector elements, processes them in the Floating-point Add unit, and delivers a result stream to the V_i register. The source streams are from registers V_j and V_k .

For both instructions, the contents of the VL register determine the vector stream length. Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Add unit forms the 64-bit floating-point difference of the two operands. The result is delivered to register V_i . See subsection 2.4.8, Floating-point Add Functional unit, for details and special case treatment.

Code Generated	Location		Operand	Comment
	<u> 1</u>	10	20	35
172123		v1	s2-fv3	
173123		v1	v2-fv3	
173556		v5	 -fv6	
1	1	l	I	

INSTRUCTIONS 174 - 175

Result	Operand	Description	Machine Instruction
v _i	fix,v _k	Integer form of floating-point (v _k) to v _i	174 <i>ixk</i>
vi	flt,v _k	Floating-point form of integer (v_k) to v_i	175 <i>ixk</i>

Instructions 174 and 175 read a stream of vector elements in sequence from the V_k register, process the data in the Floating-point Add unit, and deliver a stream of result elements to the V_i register. The contents of the VL register determine the vector stream length.

Instruction 174 performs the conversion from floating-point to integer format by adding the operand to a constant in the Floating-point Add unit. The result is sign extended to form a 64-bit integer.

Instruction 175 performs the conversion from integer to floating-point format by adding the operand to a constant in the Floating-point Add unit. The result is delivered to the V_j register.

See subsection 2.4.8, Floating-point Add Functional unit, for details and special case treatment.

Code Generated	Location	Result	Operand	Comment	
	1	10	20	35	
174400				1	
174102		v1 	fix,v2		
175102		v1	flt,v2		
	I			l	

INSTRUCTIONS 176 - 177

Result	Operand	Operand Description							
vi	ci,sj&sk	Enter v _i with compressed iota s _j and s _k	176 <i>ijk</i>						
		Executes same as 176 <i>ijk</i>	177xxx						

Instruction 176 forms a vector from two scalar operands. The first scalar operand is a 64-bit mask from the S_j register. The second scalar operand is a 32-bit vector stride from the S_k register. The stride is taken from the low-order 32 bits of the S_k register data.

The Vector Integer unit forms a 64-element iota vector from the stride. This is a vector whose first element has a zero value, and whose subsequent elements are spaced by the stride increment. The sequence of element values is as follows:

 $0*S_k$, $1*S_k$, $2*S_k$, $3*S_k$, $4*S_k$, $5*S_k$, and so on

The two scalar operands are captured and held in the Vector Integer unit. The S_k value is repeatedly added to the accumulated sum to form the iota vector. The 64-bit mask is shifted to the left 1 bit position per clock period. The Vector Integer unit then compresses the iota vector, using the mask data, and delivers the resulting vector to register V_i .

An element of the iota vector is delivered to the result vector where there is a 1 bit in the mask. An element of the iota vector is skipped, and the position compressed, where there is a 0 bit in the mask. The resulting vector has the same number of elements as there were 1 bits in the mask.

The first mask bit tested is the high-order bit. Bits are then tested in order to the low-order bit. A zero test is made on the remaining mask bits to stop the sequence. Execution time is then variable depending on the mask contents.

Code Generated	Location	Result 10	Operand 20	Comment 35	
176123		v1	 ci,s2&s3		

Example:

HR-02000-0D

4. COMMON MEMORY

Common Memory contains 256 or 512 Mwords of dynamic memory, or 64 or 128 Mwords of static memory. The memory consists of either 64 or 128 banks. Each 72-bit word consists of 64-data bits and 8 error-correction bits.

Common Memory is organized into quadrants with 32 banks in each quadrant. The 64 Mword version has 16 banks per quadrant. Each memory quadrant has a data path to each of the Common Memory ports. A Background Processor and a foreground communication channel are connected to each Common Memory port. The total memory bandwidth of a four-processor system is 64 Gbits/s. The total memory capacity is now equal to 34 Gbits.

The Foreground Processor, Background Processors, external I/O devices, and disk controllers share Common Memory. Common Memory contains program code for the Background Processors, data for problem solution, and Foreground Processor system tables.

4.1 MEMORY ADDRESSING

A word in memory is addressed by 32 bits. The low-order 2 bits select the quadrants and the next 5 bits select the bank. The 64-Mword system uses 4 bits for bank select. Figure 4-1 shows the format of the memory address for Common Memory.

231		27 26	22	2 ¹ 2 ⁰
	Bank Address		Bank Select	Quad Select

Figure 4-1. Memory Address for Common Memory

4.2 MEMORY ACCESS

The Background Processors are locked into a phased access time scheme with the memory quadrants through the Common Memory ports. Through its Common Memory port, a Background Processor can access any given quadrant but only in the processor's own phase time, that is, every fourth clock period (CP). If a Background Processor requests a quadrant out of its phase time, the request is delayed until the correct time.

HR-02000-0D

For example, assume the Background Processors are A through D, and the quadrants are 0 through 3. Also assume processor A is locked into quadrant 0 at phase time 0. If processor A references quadrant 0 at phase time 1, it must wait until the next phase time 0 (CP 4) to have access to memory in that quadrant.

Memory banks in a quadrant share a data path to each Common Memory port. Because of the phased access time between the quadrants and the Common Memory ports, however, only 1 bank accesses the path in a given 4-CP time slot. Because 2 banks never compete for the same data path in the same time slot, each bank functionally has an independent path to each of the four Common Memory ports.

4.3 MEMORY CONFLICTS

To prevent memory conflicts, each memory bank in the dynamic system has two Bank Busy flags. Each bank is divided logically into two or four pseudobanks. This enables quicker access to the half of the bank that is not busy. When a bank has been accessed it sets both of its busy flags. A long count busy applies to the pseudo bank that is actually busy, while a short count busy applies to the pseudo bank that is not. If the bank is busy, the quadrant sends a rejected signal to the requesting memory port. The requesting port retries the data.

The static memory, being much faster, does not require the pseudo bank arrangement. One bank busy is used per bank.

4.4 MEMORY BACKUP

Memory back-up occurs when too many memory references arrive at a single memory quadrant. Each Common Memory port has four quadrant buffers, one for each quadrant. Each buffer can hold two memory references for its memory quadrant. Therefore, references can continue to the memory port when the reference is not in the proper phase time. When a quadrant buffer in a memory port is filled, and another reference to that quadrant is made, the memory port begins a back-up procedure.

The memory port back-up procedure stops instruction issue for the associated Background Processor if that processor is making a memory reference. Vector streams initiated in the Background Processor and associated with a Common Memory reference are held.

After all references have been submitted for retry, stop issue is released allowing additional references to issue. A conflict during the retry process causes the back-up procedure to begin again at the point the conflict occurred; which could be the original back-up reference or another reference buffered during backup.

NOTE

Special timing exists for execution of Background Processor instruction 072 (the gather instruction). This instruction allows addresses in any sequence with respect to the low-order 2 bits, quadrant select. Without special treatment of this instruction, the data could arrive at the Vector Destination register out of order. Therefore, the hardware forces a maximum memory reference pattern of four references and 12 null references which averages to one reference every 4 CPs.

4.5 MEMORY ERROR CORRECTION

A single-error correction/double-error detection (SECDED) network is used between the Background Processors and memory.

Using SECDED, the single error alteration is automatically corrected if a single bit of a data word is altered before the data word is passed to the computer. If 2 bits of the same data word are altered, the double error is detected but not corrected. In either case, the Background Processors can be interrupted, depending on interrupt options selected, to allow processing of the error. For 3 or more bits in error, results are ambiguous.

The 8 check bits and the data word are stored in memory at the same location. When read from memory, the 64-bit matrix, shown in figure 4-2, generates a new set of check bits, which are compared with the old check bits that were stored in memory. The resulting 8 comparison bits are called syndrome (S) bits. The states of these S bits are symptomatic of any error that occurred (1 = no compare). If all syndrome bits are 0, no memory error is assumed.

Any change of state of a single bit in memory causes an odd number of S bits to be set to 1. A double error (an error in 2 bits) appears as an even number of S bits set to 1. The x's in the matrix of figure 2-3 determine which syndrome bit is affected by a failing memory word bit. For example, if memory word bit 2^{63} fails, S bits 1 through 7 are forced to ones. Each memory word bit and the S bits have a unique pattern of S bits, which identifies a failure of that bit.

The matrix is designed so that:

• If all syndrome bits are 0, no error is assumed.

- If only 1 syndrome bit is 1, the associated check bit is in error.
- If more than 1 syndrome bit is 1 and the parity of all syndrome bits is odd, then a single correctable error is assumed to have occurred. The syndrome bits can be decoded to identify the bit in error.
- If 3 or more memory bits are in error, the parity of all syndrome bits is odd and results are ambiguous.
- If more than 1 syndrome bit is 1 and the parity of all syndrome bits S0 through S7 is even, then a double error (or an even number of bit errors) occurred within the data bits or check bits.

			CI	HECK	BYT	E																		
	271	2 ⁷⁰	269	268	267	266	265	264	263	2 ⁶²	261	260	2 ⁵⁹	2 ⁵⁸	257	2 ⁵⁶	2 ⁵⁵	2 ⁵⁴	2 ⁵³	2 ⁵²	251	2 ⁵⁰	249	248
check bit o								x									x	x	x	x	x	x	x	x
check bit 1							x		x	x	х	x	x	x	x	x								
check bit 2						x			x	х	х	x	x	x	x	x	x	x	x	x	x	х	x	х
check bit 3					x				x	х	x	x	x	x	x	x	x	х	x	x	x	x	x	x
check bit 4				х					x		x		x		x		х		x		x		x	
check bit 5			х						x	x			х	x			x	х			x	x		
check bit 6		x							×	×	х	x					x	x	x	x				
check bit 7	x								х			x		x	x		x			x		x	×	
																				. :				
	247	246	245	244	243	2 ⁴²	241	240	239	2 38	237	236	235	234	233	2 ³²	231	230	2 ²⁹	2 ²⁸	227	2 ²⁶	225	224
	x	х	х	х	х	х	x	x	x	x	x	х	х	×	x	x	×		x		x		x	
	×	х	x	x	x	x	х	x	x	x	x	х	x	x	x	x	x	x			x	x		
									x	x	x	x	x	x	х	x	x	x	x	x				
	x	х	x	x	x	х	x	x									×			х		x	x	
	x		×		x		x		×		x		x		x									
	x 	х			x	x			×	x x			x	x			×	×	×	×	x	x	×	x
	x x	х	x	x x		x	x		x x	x	x	x x		х	x		x	x x	x x	x x	x x	x x	×	x
	~			^		~	^		~			*		~	~		A	~	x	×	×	*	^	x
	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20
	x		x		x		x		x		x		x		x		x		x		x		x	
	x	х			x	x			x	x			x	x			x	x			x	x		
	x	x	х	x					x	x	x	x					x	x	x	x				
	x			х		x	x		x			x		x	x		x			x		x	x	
	x	x	x	x	x	x	x	x	x	x	x	x	х	x	х	x	x	x	x	x	x	x	x	x
									x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
	х	x	x	х	x	x	x	x									x	x	x	x	x	x	x	x
	×	x	x	x	x	x	x	x	×	x	x	x	x	x	x	x							12	70

Figure 4-2. Error Correction Matrix

5. FOREGROUND SYSTEM

The CRAY-2 computer system contains a foreground system to control and monitor system operations. The Foreground Processor contains the following:

- Either two or four high-speed synchronous communication channels to interconnect the Background Processors, Foreground Processor, disk controllers, HSX controllers, and External I/O controllers
- Foreground channel ports
 - Either two or four Common Memory ports to control data transfer between Common Memory and the Foreground Processor, disk storage units (DSUs), HSX controllers, and the External I/O controllers
 - Either two or four Background Processor ports to allow the Foreground Processor to monitor and control the Background Processors
- Up to 40 I/O devices can be attached
 - Disk controllers to control up to 36 DSUs
 - External I/O controllers to connect the CRAY-2 computer system mainframe to external devices at 6 Mbyte/s (Front-end Interface) or 12 Mbyte/s (HYPERchannel or Cray Tape Controller)
 - HSX controllers to connect the CRAY-2 computer system mainframe to high-speed external devices at 100 Mbyte/s
- A Foreground Processor to supervise overall system activity and respond to requests for interaction among the system members
- A maintenance control console to deadstart the CRAY-2 computer system mainframe and monitor system operation

5.1 FOREGROUND COMMUNICATION CHANNELS

Either two or four high-speed communication channels in the foreground system link the Common Memory, Background Processors, Foreground Processor, disk controllers, HSX controllers, and External I/O controllers. The Foreground Processor supervises the channels. Data blocks are generally 512 Common Memory words.

Each channel accesses one Common Memory port and one Background Processor port. Each channel in the system can have up to four External I/O controllers and two HSX controllers. Disk controllers are generally divided equally among the channels. The disk controller configuration can be adjusted, however, for special system requirements.

A channel interconnects the Foreground Processor, disk controllers, External I/O controllers, HSX controllers, a Background Processor port, and a Common Memory port in a continuous channel loop. Figure 5-1 shows a configuration of a single channel loop.



Figure 5-1. Channel Loop

Each member of the loop is called a channel node. Each channel node receives data on the path during each clock period and transmits that data to the next node in the following clock period. Data can then move about the loop from any transmitting node to any receiving node.

5.2 FOREGROUND CHANNEL PORTS

Two independent sets of channel ports exist in the Foreground Processor: Common Memory ports and Background Processor ports. The Common Memory ports contain controls and status information for transfer of data to and from Common Memory. The Background Processor ports contain controls and status information used by the Foreground Processor to control the Background Processors.

5.2.1 COMMON MEMORY PORTS

The foreground system contains either two or four Common Memory ports. One Common Memory port is associated with each of the Background Processors. A foreground channel is associated with each of the Common Memory ports. The Foreground Processor makes Common Memory requests through the Common Memory port for those foreground devices on the same channel. Background Processor Common Memory requests have priority over foreground system requests. There is one exception, the refresh has priority over the background operand references. The Common Memory port accepts requests according to the following priority scheme, from highest to lowest priority.

- 1. Background Processor instruction references
- 2. Background Processor operand references
- 3. Foreground channel transfer references

5.2.2 BACKGROUND PROCESSOR PORTS

Each Background Processor has a Background Processor port connecting it to one of the channels in the foreground system. This port allows the Foreground Processor to control the operation of the Background Processor.

5.3 DISK STORAGE UNITS

The Foreground Processor spends considerable time transferring data between the DSUs and Common Memory. The system has provision for up to 36 DSUs. Control for these units is on an individual DSU basis so that all 36 DSUs can operate concurrently.

5.3.1 DISK SYSTEM ORGANIZATION

The disk storage system on the CRAY-2 computer system has the option of operating in a synchronous mode with all DSUs running in parallel in a lock step mode. For this approach to be practical, the buffer size for individual disk references must be of the order of 100,000 words.

A system configuration with 16 DSUs can illustrate the synchronous mode of operation. The Foreground Processor is given a disk address consisting of a pseudo-track number. This number is the cylinder and head group for a disk file with no flaws. A table look-up converts this pseudo-track into a physical track for each DSU. All DSUs are positioned in parallel.

The Foreground Processor reads angular position for each disk surface to determine the sector currently under the recording head. It then begins a data stream from Common Memory to disk surfaces, choosing the portion of the Common Memory buffer appropriate for the current angular position of each DSU. Data to 15 of the DSUs is moved directly from the Common Memory buffer. Data for the 16th DSU is a logical difference data stream using the word-by-word data from the desired file. All 16 DSUs write one track of data as the basic reservation unit.

On data readback, the 16th DSU is read concurrently with the other 15 DSUs. If the cyclic redundancy code (CRC) detectors indicate no data errors, the 16th DSU data is discarded. If an error has occurred, it can be corrected with minor CPU overhead and no time loss in the data stream. The correction process recreates the missing data by using the word-by-word logical difference of the 15 DSU's supplying good data.

The overhead introduced by this arrangement is one DSU for every 15 DSUs used. The following three benefits occur:

- The data rate is 15 times faster than a single DSU data transfer.
- The DSU rotational latency has been reduced to 1/2 of a sector time.
- A DSU can fail completely due to a head crash or motor failure with no loss of data and little time loss.

A DSU failure in this system can be corrected during system operation by removing the defective DSU, and replacing it with another unit. The new unit can then be brought online by running a background job that takes approximately 2.5 minutes of disk system time to record the faulty unit data from the data on the other 15 DSUs.

5.4 EXTERNAL I/O CONTROLLER

The CRAY-2 computer system mainframe is connected to a front-end computer system through a controller in the foreground system. The External I/O controller can support a 6 Mbyte per second channel or a 12 Mbyte per second channel. Each channel loop can hold up to four External I/O controllers.

Each controller contains a 512 64-bit word buffer. The data block can be of arbitrary word length up to this limit.

5.5 HSX CONTROLLER

The HSX channel controller connects high-speed external devices to the CRAY-2 computer system. The HSX channel controller is a 100 Mbyte/s full duplex channel. A foreground channel loop can hold up to two HSX channels.

The HSX channel controller is made up of two independent parts, an input channel and an output channel. Each part contains two alternating 512 64-bit word buffers. The data blocks can be of arbitrary length.

5.6 FOREGROUND PROCESSOR

The Foreground Processor supervises system operation by responding to Background Processor requests and sequencing Channel Communication signals. The user programs reside in the Common Memory in a protected area and are executed in Background Processors.

The Foreground Processor code is loaded at deadstart from a diskette at the maintenance control console. The code is firmware and is not altered during the system operation.

CAUTION

A Foreground Processor program code error is as fatal to system operation as a hardware failure.

The primary functions of the Foreground Processor program are real-time response to various signals from a variety of sources in the foreground system. As many as 50 simultaneous real-time sequences can be operating in an interleaved manner in the Foreground Processor. Many of these responses must be of the order of a microsecond or less.

The Foreground Processor contains the following sections:

- Instruction Memory
- Local Data Memory
- Arithmetic functions
- Real-time clock
- Error checking
- Instruction issue mechanism
- Instruction set

HR-02000-0D

The Foreground Processor performs arithmetic functions on 32-bit integers. The following functions are performed:

- Add
- Subtract
- Shift left open ended
- Shift right open ended
- Logical product
- Logical difference
- Logical sum

A detailed description of the Foreground Processor and its functional units is beyond the scope of this manual. The Foreground Processor is transparent to the user of the CRAY-2 computer system.

5.7 MAINTENANCE CONTROL CONSOLE

The maintenance control console deadstarts the system and exchanges data with the Foreground Processor. Instructions for execution in the Foreground Processor are loaded into the Foreground Instruction Memory at deadstart from a diskette at the maintenance control console. This memory is a Read-only Memory during system operation. Data for supervision of the system is maintained in Common Memory and is moved to the Foreground Processor Local Memory as required.
A. SYMBOLIC MACHINE INSTRUCTIONS LISTED BY FUNCTIONALITY

Instructions are listed in numerical order and explained in section 3. The octal machine code can be used to cross-reference instructions in this appendix to their descriptions in section 3. See section 2 for descriptions of functional units.

A.1 SYMBOLIC NOTATION

This appendix lists the symbolic machine instructions by functionality. Instructions are described in the following functional categories:

- Branch instructions
- Pass instructions
- Semaphore instructions
- Register entry instructions
- Inter-register transfer instructions
- Memory transfer instructions
- Integer arithmetic operation instructions
- Floating-point arithmetic operation instructions
- Logical operation instructions
- Bit count instructions
- Shift operation instructions

A.2 BRANCH INSTRUCTIONS

Instructions that perform conditional branches, unconditional jumps, or exits are listed in this group.

	Register E	ntry Ins	tructions			Inte	ger Ari	thmetic Ope	rations	
aį	exp	s	exp	ai	aj+ak	ai		aj-ak	ai	aj*ak
ai	exp,s	s,	exp,s	s ₁	sj+sk	si		5j-5k	-	
	exp,s,p	s ₁	exp,s,p	v ₁	s1+vk	v ₁		sj-vk		
- -	exp,s,m	s ₁	exp,s,m	v ₁	vj+vk	v ₁		$v_{j} v_{k}$	v,	ci,sj&sk
1	exp.p	si	<i>exp</i> ,h							-
a i	exp.p.p	si	exp,h,p							
a j	exp,p,m	s ₁	exp,h,m			Fl	oating	Point Opera	tions	
31	exp,h	s ₁	exp,1							
4	0	s _i	exp,f							
'1	U			s	sj+fsk	s,		sj-fs _k	s _i	sj*fsk
	Inter Reg	tatan Mu	nafana	V1	sj+fvk	v ₁		sj-fvk	v ₁	sj*fvk
	THEFT Ked	ister Tr	anarers	v,	vj+fvk	vi		vj-£vk	v ₁	vj*fvk
a,	sj	v₁	s,							
-	· J	1.1	-1	si	sj*isk	si		fix,s _k	si	sj*qsk
^s i	5j	l v i	۷j	v,	vj*ivk	v,		fix,v _k	v ₁	vj*qvk
3,	vl	V1	-v _k						1	
-		v ₁	-fv _k	s ₁	/hsj	si		flt,s _k	si	*qsj
⁵ 1	Vm			v,	/hvk	V ₁		flt,v _k	vi	*qvk
51	rt								1	
51	a _k	V1	a _k		· · · · · · · · · · · · · · · · · · ·			1		
5 ₁	+ak	m	s ₁	đfi				efi		
			·							
	Bit Coun	t Instru	ctions				Logical	Operations		
5 ₁	ps;	V1	pv;	si	stask	s ₁		sj!sk	s1	sj\sk
			-	v _i		•		sj:sk sj!vk		sj\sk sj\vk
⁵ 1 51	qsj 75.	v _i v _i	q v j	vi vi	sj ^{&v} k	vj vj		$v_j!v_k$	vi	
-1	^{zs} j	1	zvj	1	vj&vk	1		· j · • K	1,1	vj\vk
		·····		s ₁	#skasi	ļ			vm	v _k ,z
	Shift	Instruct	ions	1		}			vm	v _k ,n
				v _i	sj!vk&vm				vm	v _k ,p
s _i	s _i <exp< td=""><td>si</td><td>s_i>exp</td><td>v₁</td><td>vj!vk&vm</td><td></td><td></td><td></td><td>vm</td><td>v_k,m</td></exp<>	si	s _i >exp	v ₁	vj!vk&vm				vm	v _k ,m
vi	vj <ak< td=""><td>V1</td><td>vj>ak</td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td></ak<>	V1	vj>ak		-					
	-		-			·				
⁵ 1	s ₁ ,s _j <a<sub>k</a<sub>	s _i	sj,sj>ak		Pass II	nstructions			Semaphore	Instructions
'i	vj.vj <ak< td=""><td>v_i</td><td>vj,vj>ak</td><td> </td><td></td><td>Inner</td><td></td><td></td><td></td><td>lacm</td></ak<>	v _i	vj,vj>ak	 		Inner				lacm
				pass		pass	ехр	csm		SSM
	Memor	y Transf	ers				Branch	Instructio	ns	
.	[ove]	I form 1	а.	4-	3. 655			jz	5. cm	
aj a.	[exp]	[exp]	a _k	jz jn	a _k ,exp a _k ,exp			jz jn	sj,exp	
a <u>i</u> si	[a _k] [exp]	[a _k] [exp]	a j	n jp				jn jp	sj,exp	
^s i s _i	[exp]	·	s,	jm.	a _k ,exp a _k ,exp			jm	sj,exp	
51 Vi	$[a_k]$	$\begin{bmatrix} a_k \end{bmatrix}$ $\begin{bmatrix} a_k \end{bmatrix}$	5 <u>1</u>	յա	ak,exp			, m	sj,exp	
- 1	[ak]	[^a k]	vi	jcs	e Kri			ł	a.	
5 ₁	(exp)	(exp)	e .	jss	ехр ехр			J r,aj	ak ar	
-	(<i>exp</i>) (a _k)	(exp) (a_k)	5 <u>1</u>	122	exp			1, 101	ak	
51 5 ₁	(a_k) (a_k, exp)	(a_k) (a_k, e_k)	s _i	1	exp					
-				ľ	exp			Į		
5 <u>1</u>	(a _j ,a _k) (a, a,)	(aj,a)		err				exit		
V₁ 	(a_j, a_k)	(aj,a		ert				exit	exp	
v _i	(a_k, v_j)	(a _k ,v	,) v _i					CAIL	exp	
		- <u> </u>								
dri		leri		1				4		

1295

Figure A-1. CRAY-2 Computer System Symbolic Machine Instructions

A.2.1 CONDITIONAL BRANCHES

Result	Operand	Description	Machine Instruction
jz	a _k , exp	Branches if (a _k) is zero	010xxk m ₁ m ₂
jn	a _k , exp	Branches if (a _k) is nonzero	011xxk m ₁ m ₂
jp	a _k ,exp	Branches if (a _k) is positive	012xxk m ₁ m ₂
jm	a _k ,exp	Branches if (a _k) is negative	013xxk m ₁ m ₂
jz	s _j ,exp	Branches if (s _j) is zero	014 <i>xjx m₁ m₂</i>
jn	s _j ,exp	Branches if (s _j) is nonzero	015 <i>xjx m₁ m₂</i>
jp	s _j ,exp	Branches if (s _j) is positive	016xjx m ₁ m ₂
jm	s _j ,exp	Branches if (s _j) is negative	017 <i>xjx m₁ m₂</i>
jcs	exp	Jumps to constant parcel if Semaphore flag clear; sets Semaphore flag.	004xxx m ₁ m ₂
jss	ехр	Jump to constant parcel if Semaphore flag is set; sets Semaphore flag.	005xxx m ₁ m ₂

A.2.2 UNCONDITIONAL JUMPS

Result	Operand	Description	Machine Instruction
j	exp	Unconditional jump	003xxx m ₁ m ₂
r,a _i	a _k	Register jump to (a _k) with return address to a _i	002 <i>ixk</i>
j	ak	Register jump to (a_k) , value is a_k erased	002 <i>kxk</i>

A.2.3 EXITS

Result	Operand	Description	Machine Instruction
err		Error exit	000 x 00
exit		Normal exit	000 <i>x</i> 01
exit	exp	Normal exit	000 x jk

A.3 PASS INSTRUCTIONS

Result	Operand	Description	Machine Instruction
pass		Pass	076 <i>xxx</i>
pass	exp	Pass	076 <i>ijk</i>

A.4 SEMAPHORE INSTRUCTIONS

Result	Operand	Description	Machine Instruction
SSM		Sets Semaphore flag	006 <i>xxx</i>
CSM		Clears Semaphore flag	007 <i>xxx</i>

ı.

A.5 REGISTER ENTRY INSTRUCTIONS

Instructions that load the A or S registers are listed in this group.

A.5.1 ENTRIES INTO A REGISTERS

Result	Operand	Description	Machine Instruction
a _i	exp	Loads a _i with a value	026ijk or 027ijk or 040ijk m ₁ or 041ijk m ₁ or 042ijk m ₁ m ₂ †
a _i	exp,s	Loads a _i with a 6-bit value	026 <i>ijk</i> or 027 <i>ijk</i> ††
a _i	exp,s,p	Loads a _i with a 6-bit positive value	026 <i>ijk</i> †††
a _i	exp,s,m	Loads a _i with a 6-bit negative value	027 <i>ijk</i> †††
aį	exp,p	Loads a $_{i}$ with a 16-bit value	040 <i>ixx m_l</i> or 041 <i>ixx m_l††</i>
a _i	exp,p,p	Loads a _i with a 16-bit positive value	040 <i>ixx m_I†††</i>
a _i	exp,p,m	Loads a _i with a 16-bit negative value	041 <i>ixx m_I†††</i>
a _i	exp,h	Loads a _i with a 32-bit value	042 <i>ixx m₁ m₂†††</i>

† Forces one of five opcodes

†† Forces one of two opcodes

††† Forces a single opcode

A.5.2 ENTRIES INTO S REGISTERS

Result	Operand	Description	Machine Instruction
si	exp	Loads s _i with a value	050 <i>ixx m₁ m₂ or</i> 051 <i>ixx m₁ m₂ or</i> 052 <i>ixx m₁ m₂ or</i>
			053 <i>ixx m₁ m₂ m₃ m₄ or 116<i>ijk</i> or 117<i>ijk</i>†</i>
sį	exp,s	Loads s _i with a 6-bit value	116 <i>ijk</i> or 117 <i>ijk</i> ††
si	exp,s,p	Loads s_i with a 6-bit positive value	116 <i>ijk</i> †††
si	<i>exp</i> ,s,m	Loads s _i with a 6-bit negative value	117 <i>ijk</i> †††
si	exp,h	Loads s $_i$ with a 32-bit value	050 <i>ixx m_I m₂ or</i> 051 <i>ixx m_I m₂†</i> †
sį	exp,h,p	Loads s _i with a 32-bit positive value	050 <i>ixx m₁ m₂†††</i>
si	exp,h,m	Loads s $_j$ with a 32-bit negative value	051 <i>ixx m_I m₂</i> †††
si	exp,1	Loads s _i left side with a 32-bit value	052 <i>ixx m₁ m₂†††</i>
si	exp,f	Loads s _i with a 64-bit value	053 <i>ixx</i> m ₁ m ₂ m ₃ m ₄ †††

Forces one of six opcodes
Forces one of two opcodes
Forces a single opcode

•

A.5.3 ENTRIES INTO V REGISTERS

Result	Operand	Description	Machine Instruction
٨I	0	Clear v _i	143 <i>iii</i> †

† Special syntax form

A.6 INTER-REGISTER TRANSFER INSTRUCTIONS

Instructions in this group provide for transferring the contents of one register to another register. In some cases, the register contents can be complemented, converted to floating-point format, or sign extended as a function of the transfer.

A.6.1 TRANSFERS TO A REGISTERS

Result	Operand	Description	Machine Instruction
ai	sj	Copies (s _j) to a _i	024 <i>ij</i> x
a _i	vl	Copies (vl) to a _i	025 <i>ix</i> x

A.6.2 TRANSFERS TO S REGISTERS

Result	Operand	Description	Machine Instruction
si	sj	Copies (s _j) to s _i (j=k)	103 <i>ijj</i>
sį	^a k	Copies (a_k) to s_i with no sign extension	130 <i>ixk</i>
s _i	+ak	Copies (a _k) to s _i with sign extension	131 <i>ixk</i>
si	vm	Copies (vm) to s _i	114 <i>ixx</i>
s _i	rt	Copies real-time count to s _i	115 <i>ixx</i>

A.6.3 TRANSFERS TO V REGISTERS

Result	Operand	Description	Machine Instruction
vi	sj	Copy (sj) to v _i	144 <i>iji</i> †
v _i	vj	Copies (v $_j$) to v $_i$ ($j=k$)	145 <i>ijj</i>
v _i	-v <i>k</i>	Copies twos complement of (v_k) to v_i	163 <i>iji</i> †
vį	-fv _k	Copy normalized negative of (v_k) to v_i	173 <i>iik</i> †

Special syntax form

A.6.4 TRANSFER TO VECTOR MASK REGISTER

The following syntax and its special form transmit the contents of register S_j to the VM register. The VM register is zeroed if the j designator is 0; the special form accommodates this case.

This instruction can be used in conjunction with the vector merge instructions where an operation is performed depending on the VM register contents.

Result	Operand	Description	Machine Instruction
vm	sj	Copies (s _j) to vm	034xjx

A.6.5 TRANSFER TO VECTOR LENGTH REGISTER

The following syntax and its special form enters the low-order 7 bits of the contents of register A_k into the VL register.

The VL register contents determine the number of operations performed by a vector instruction. Since a Vector register has 64 elements, from 1 to 64 operations can be performed. The number of operations is (VL) modulo 64. A special case exists such that when (VL) modulo 64 is 0, then the number of operations performed is 64.

In this manual, a reference to register V_i implies operations involving the first *n* elements where *n* is the vector length unless a single element is explicitly noted as in the instructions $S_i V_j$, A_k and V_i , $A_k S_j$.

Result	Operand	Description	Machine Instruction
vl	^a k	Copies (a _k) to vl	036 <i>xxk</i>

Vector operations controlled by the VL register contents begin with element 0 of the Vector registers.

A.7 MEMORY TRANSFER INSTRUCTIONS

This category includes instructions that transfer data between registers and memory.

A.7.1 STORES

Several instructions store data from registers into memory.

Local Memory writes

Result	Operand	Description	Machine Instruction
[exp]	a _k	Writes (a _k) to location <i>exp</i> in Local Memory	045xxk m _l
[a _k]	aj	Writes (a _j) to location a _k in Local Memory	047 <i>xjk</i>
[exp]	sj	Writes (s _j) to location <i>exp</i> in Local Memory	055 <i>xjx m</i> l
[a _k]	si	Writes (s _i) to location a _k in Local Memory	057 <i>ixk</i>
[a _k]	vi	Writes (v_i) to Local Memory location (a_k)	075 <i>ixk</i>

Common Memory writes

Result	Operand	Description	Machine Instruction
(exp)	si	Writes (s _i) to Common Memory at location <i>exp</i>	067ixx m ₁ m ₂
(a _k)	si	Writes (s _i) to Common Memory at location (a _k)	063 <i>ixk</i>
(a _k , exp)	s _i	Writes (s_i) to Common Memory at location $(a_k) + exp$	065ixk m ₁ m ₂
(aj,ak)	s <u>i</u>	Writes (s _i) to Common Memory at location (a _j)+(a _k)	061 <i>ijk</i>
(a _j ,a _k)	v _i	Writes (v_j) to Common Memory location (a_j) incremented by (a_k)	071 <i>ijk</i>
(a _k ,vj)	∨ _i	Scatters (v_i) to Common Memory locations $(a_k) + (v_j)$	073 <i>ijk</i>

A.7.2 LOADS

Several instructions can be used to load data from memory into registers.

Local Memory reads

Result	Operand	Description	Machine Instruction
aj	[exp]	Reads from location <i>exp</i> in Local Memory to a _i	044ixx m _l
aj	[a _k]	Reads from location to a_k in Local Memory to a_i	046 <i>ixk</i>
s _i	[exp]	Reads from location <i>exp</i> in Local Memory to s _i	054 <i>ixx m_l</i>
si	[a _k]	Reads from location to a _k in Local Memory to s _i	056 <i>ixk</i>
v _i	[a _k]	Reads from Local Memory location (a _k) to v _i	074 <i>ixk</i>

Complete Memory references

Result	Operand	Description	Machine Instruction
CMR		Hold issue on memory busy	001xxx

Common Memory reads

Result	Operand	Description	Machine Instruction
si	(exp)	Reads from Common Memory location <i>exp</i> to s _i	066ixx m ₁ m ₂
si	(a _k)	Reads from Common Memory at location (a _k) to s _i	062 <i>ixk</i>
si	(a _k ,exp)	Reads from Common Memory at location (a_k) +exp to s _i	064ixk m ₁ m ₂
si	(a _j ,a _k)	Reads from Common Memory location (a _j)+(a _k) to s _i	060 <i>ijk</i>
vi	(aj,ak)	Reads from Common Memory location (a _j) incremented by a _k	070 <i>ijk</i>
v _i	(a _k ,v _j)	Gathers from Common Memory locations $(a_k)+(v_j)$ to v_i	072 <i>ijk</i>

Memory Range Error flags

Result	Operand	Description	Machine Instruction
dri		Disables halt on memory field range error	035xx0
eri		Enables halt on memory field range error	035xx1

A.8 INTEGER ARITHMETIC OPERATION INSTRUCTIONS

Integer arithmetic operations obtain operands from registers and return results to registers. No direct memory references are allowed.

A.8.1 INTEGER SUMS

Result	Operand	Description	Machine Instruction
a _i	aj+ak	Integer sum of (a_j) and (a_k) to a_i	020 <i>ijk</i>
si	sj+sk	Integer sum of (s _j) and (s _k) to s _i	104 <i>ijk</i>
vi	sj+vk	Integer sums of (s $_j$) and (v $_k$) to v $_i$	160 <i>ijk</i>
vi	vj+vk	Integer sums of (v _j) and (v _k) to v _i	161 <i>ijk</i>

A.8.2 INTEGER DIFFERENCES

Result	Operand	Description	Machine Instruction
a _i	aj-ak	Integer difference of (a_j) and (a_k) to a_i	021 <i>ijk</i>
si	^s j ^{-s} k	Integer difference of (s _j) and (s _k) to s _i	105 <i>ijk</i>
vi	^s j⁻ ^v k	Integer differences of (s_j) and (v_k) to v_i	162 <i>ijk</i>
vi	[∨] j ^{-∨} k	Integer differences of (v_j) and (v_k) to v_j	163 <i>ijk</i>

A-14

A.8.3 INTEGER PRODUCTS

Result	Operand	Description	Machine Instruction
a _i	aj*ak	Integer product of (a_j) and (a_k) to a_i	022 <i>ijk</i>

A.9 FLOATING-POINT ARITHMETIC INSTRUCTIONS

All floating-point arithmetic operations use registers as the source of operands and return results to registers.

A.9.1 FLOATING-POINT SUMS

Result	Operand	Description	Machine Instruction
si	sj+fsk	Floating-point sum of (s_j) and (s_k) to s_i	120 <i>ijk</i>
v _i	sj+fv _k	Floating-point sums of (s_j) and (v_k) to v_i	170 <i>ijk</i>
v _i	∨j+f∨k	Floating-point sums of (v_j) and (v_k) to v_i	171 <i>ijk</i>

A.9.2 RECIPROCAL ITERATIONS

Result	Operand	Description	Machine Instruction
si	sj*isk	Reciprocal iteration step, 2-(s_j)*(s_k) to s_i	126 <i>ijk</i>
vi	vj*ivk	Reciprocal iteration step, 2-(v_j)*(v_k) to s_i	156 <i>ijk</i>

A.9.3 RECIPROCAL APPROXIMATIONS

Result	Operand	Description	Machine Instruction
si	/hsj	Floating-point reciprocal approximation of (s _j) to s _j	132 <i>ij</i> x
vi	/hvj	Floating-point reciprocal approximation of (v_k) to v_i	166 <i>ixk</i>

A.9.4 FLOATING-POINT DIFFERENCES

Result	Operand	Description	Machine Instruction
s _i	sj-fsk	Floating-point difference of (s _j) and (s _k) to s _i	121 <i>ijk</i>
vi	sj-fv _k	Floating-point difference of (s_j) and (v_k) to v_i	172 <i>ijk</i>
vi	vj-fvk	Floating-point difference of (v_j) and (v_k) to v_i	173 <i>ijk</i>

A.9.5 INTEGER TO FLOATING-POINT CONVERSIONS

Result	Operand	Description	Machine Instruction
si	fix,s _k	Converts (s_k) from floating-point to integer and enter into s_i	122 <i>ixk</i>
v _i	fix,v _k	Integer form of floating-point (v _k) to v _i	174 <i>ixk</i>

A.9.6 FLOATING-POINT TO INTEGER CONVERSIONS

Result	Operand	Description	Machine Instruction
si	flt,s _k	Converts (s_k) from integer to floating-point and enter into s_i	123 <i>ixk</i>
vi	flt,v _k	Floating-point form of integer (v_k) to v_i	175 <i>ixk</i>

A.9.7 FLOATING-POINT PRODUCTS

Result	Operand	Description	Machine Instruction
si	sj*fsk	Floating-point product of (s_j) and (s_k) to s_i	124 <i>ijk</i>
vi	sj*fv _k	Floating-point products of (s_j) and (v_k) to v_i	154 <i>ijk</i>
v _i	∨j*fv _k	Floating-point products of (v_j) and (v_k) to v_i	155 <i>ijk</i>

HR-02000-0D

A-17

A.9.8 SQUARE ROOT ITERATIONS

Result	Operand	Description	Machine Instruction
si	sj*qsk	Square root iteration of [3-(s _j)*(s _k)]/2 to s _i	127 <i>ijk</i>
v _i	⊻j*qvk	Square root iteration of $[3-(v_j)*(v_k)]/2$ to v_j	157 <i>ijk</i>

A.9.9 SQUARE ROOT APPROXIMATIONS

Result	Operand	Description	Machine Instruction
sį	*qsj	Square root approximation of (s _j) to s _i	133 <i>ijx</i>
vi	*qvk	Square root approximation of (v _k) to v _i	167 <i>ixk</i>

A.9.10 FLOATING-POINT ERRORS

Result	Operand	Description	Machine Instruction
dfi		Disables halt on floating-point error	035 xx2
efi		Enables halt on floating-point error	035 <i>xx</i> 3

A.10 LOGICAL OPERATION INSTRUCTIONS

Instructions which perform logical products, logical sums, vector streaming, logical differences, vector mask, or compressed iota are listed in this group.

Result	Operand	Description	Machine Instruction
si	sj&sk	Logical product of (s_j) and (s_k) to s_i	100 <i>ijk</i>
si	#s _k &sj	Logical product of (s_j) and complement of (s_k) to s_i	101 <i>ijk</i>
vi	sj& ∨ k	Logical product of (s_j) and (v_k) to v_i	140 <i>ijk</i>
v _i	vj ^{&v} k	Logical product of (v_j) and (v_k) to v_j	141 <i>ijk</i>

A.10.1 LOGICAL PRODUCTS

A.10.2 LOGICAL SUMS

Result	Operand	Description	Machine Instruction
s _i	sj!sk	Logical sum of (s_j) and (s_k) to s_i	103 <i>ijk</i>
v _i	sj!vk	Logical sums of (s _j) and (v _k) to v _i	144 <i>ijk</i>
v _i	∨j!∨k	Logical sums of (v_j) and (v_k) to v_i	145 <i>ijk</i>

A.10.3 VECTOR STREAMING

Result	Operand	Description	Machine Instruction
vi	sj!vk&vm	Transmits (s_j) if vm bit=1; (v_k) if vm bit=0 to v_i .	146 <i>ijk</i>
vi	vj!vk&vm	Transmits (v_j) if vm bit=1; (v_k) if vm bit=0 to v_j .	147 <i>ijk</i>

A.10.4 LOGICAL DIFFERENCES

Result	Operand	Description	Machine Instruction
si	sj\sk	Logical difference of (s_j) and (s_k) to s_i	102 <i>ijk</i>
vi	sj∖vk	Logical difference of (s_j) and (v_k) to v_i	142 <i>ijk</i>
v _i	^v j ^{∖v} k	Logical difference of (v_j) and (v_k) to v_i	143 <i>ijk</i>

A.10.5 VECTOR MASK

Result	Operand	Description	Machine Instruction
vm	v _k ,z	Sets vm from zero elements of (v_k)	030 <i>xxk</i>
∨m	v _k , n	Sets vm from nonzero elements of (v _k)	031 <i>xxk</i>
vm	v _k ,p	Sets vm from positive elements of (v _k)	032 <i>xxk</i>
vm	v _k ,m	Sets vm from negative elements of (v _k)	033 <i>xxk</i>

A.10.6 COMPRESSED IOTA

	Result	Operand	Description	Machine Instruction
v _i		ci,sj&sk	Enters v_i with compressed iota (s $_j$) and (s $_k$)	176 <i>ijk</i>

A.11 BIT COUNT INSTRUCTIONS

Result	Operand	Description	Machine Instruction
si	₽sj	Population count of (s _j) to s _i	106 <i>ij</i> 0
v _i	₽ ^v j	Population count of (v_j) to v_i	164 <i>ij</i> 0
si	qsj	Parity of population count (s _j) to s _i	106 <i>ij</i> 1
vi	₽vj	Parity of population count (v _j) to v _i	164 <i>ij</i> 1
si	zsj	Leading zero count of (s _j) to s _i	107 <i>ij</i> x
v _i	zvj	Leading zero count of (v _j) to ^v i	165 <i>ijx</i>

HR-02000-0D

A.12 SHIFT INSTRUCTIONS

Instructions which perform left or right shifts are listed in this group.

A.12.1 LEFT SHIFTS

Result	Operand	Description	Machine Instruction
si	s _i <exp< td=""><td>Shifts (s_j) left exp=64-jk places to s_i</td><td>110<i>ijk</i></td></exp<>	Shifts (s _j) left exp=64-jk places to s _i	110 <i>ijk</i>
V _i	vj ^{∢a} k	Shifts (v_j) left (a_k) bits with zero-fill. Results to v_j .	150 <i>ijk</i>
si	s _i ,s _j <a<sub>k</a<sub>	Shifts (s _i and s _j) left a _k places to s _i	112 <i>ijk</i>
v _i	∨j,vj ^{<a< sup="">k</a<>}	Double shift (v _j) left a _k places to v _i	152 <i>ijk</i>

A.12.2 RIGHT SHIFTS

Result	Operand	Description	Machine Instruction
si	s _i >exp	Shifts (s _i) right <i>exp=jk</i> places to s _i	111 <i>ijk</i>
v _i	vj>ak	Shifts (v_j) right (a_k) bits with zero-fill. Results to v_j .	151 <i>ijk</i>
s _i	sj,s _i >a _k	Shifts (s _j and s _i) right a_k places to s _i	113 <i>ijk</i>
¥i	vj,vj>ak	Double shift (v _j) right a _k places to v _i	153 <i>ijk</i>

B. CRAY-2 SYSTEM CONFIGURATIONS

The CRAY-2 mainframe, I/O devices, and associated equipment units are available with a number of options in a variety of system configurations. The options, such as the number of central processing units (CPUs), I/O devices (controllers), and a variety of memory sizes, banking arrangements, memory chip types, and peripheral devices, are used to produce several unique models. Table B-1 shows an overview of all CRAY-2 models currently available. Specification sheets that contains specific information for each of the CRAY-2 models follow the table.

		Deeleneurd		I/O Information (maximum configuration Totals)			Common Memory					
(N	stem lodel mber)	Background Processors (Number of CPUs)	Clock Speed (in Nanoseconds)	Number of Foreground Channels	Maximum Number of I/O Devices Allowed	Maximum Number of Disk Storage Units	Maximum Number of HSX Controllers	Maximum Number of External I/O Controllers	Memory Type	Number of Quadrants	Number of Banks	Memory Size (in Mwords)
						Two Disk Storage Units are Required	Requires Two I/O Device Positions (Optional)	One Required Per Foreground Channel				
4	-256	4	4.1	4	40	36	8	16	dynamic	4	128	256
4	128	4	4.1	4	40	36	8	16	static	4	128	128
2	128	2	4.1	2	20	18	4	8	static	4	128	128
	-64	2	4.1	2	20	18	4	8	static	4	64	64

Table B-1. CRAY-2 Computer System Overview

CPU Fe	eatures	Functional Units (register units) Available per Background Processor
Number of CPUs	4	Address functional units:
Clock Speed	4.1 ns	 Add/subtract (A) Multiply (A)
Common memory size	512 Mwords or 256 Mwords	Scalar functional units:
Common memory chip type	Dynamic MOS	 Integer Add/subtract (S) Population/parity (S)
Number of quadrants	4	 Leading zero count (S) Shift (S)
Number of banks	128	Logical (S)
Number of common memory ports	4	Vector functional units: • Integer
Number of foreground channels	4	 Add/subtract (S) Shift (S) Population/parity (S)
Maximum number of I/O devices	40	 Leading zero count (S) Compressed iota (S and V)
Maximum number of disk storage devices	36	 Logical (S and V) Vector functional units for those CRAY-2
Maximum number of HSX controllers	8	computer systems with the Vector Tailgating feature: Integer
Maximum number of external I/O controllers	16	 Add/substract (S) Compressed iota (S and V) Logical (S and V) Shift (S)
Number of columns	14	 Population/parity (S)
ARC	300°	Leading zero count (S)
Floor space	16 ft ² (1.49 m²)	 Floating-point functional units: Add/subtract (S and V) Multiply, reciprocal, and square root
Weight	5500 lb (2495 kg)	(S and V)

Register Type Available per Background Processor	Quantity	Size
Address (A)	8	32 bits
_ Scalar (S)	8	64 bits
Vector (V)	8	64 elements (64 bits per element)
Local Memory (used for register save)	1	16K 64-bit words

Support Equipment Required per CRAY-2 Computer System	Number of Units Needed
Reservoir	1
M-pod	• 1
S-pod	1
Motor-generator Sets	3
Maintenance Control Console	1

CRAY-2/4-256 or 4-512 System Block Diagram



CPU Fea	tures	Functional Units (register units)
Number of CPUs	4	Available per Background Processor
Clock Speed	4.1 ns	Address functional units: • Add/subtract (A) • Multiply (A)
Common memory size	128 Mwords	Scalar functional units:
Common memory chip type	Static MOS	 Integer Add/subtract (S) Population/parity (S)
Number of quadrants	4	 Leading zero count (S) Shift (S)
Number of banks	128	 Logical (S)
Number of common memory ports	4	Vector functional units: Integer
Number of foreground channels	4	 Add/subtract (S and V) Shift (V) Population/parity (V)
Maximum number of I/O devices	40	 Leading zero count (V) Compressed iota (S and V)
Maximum number of disk storage devices	36	Logical (S and V) Vector functional units for those CRAY-2
Maximum number of HSX controllers	8	computer systems with the Vector Tailgating feature: Integer
Maximum number of external I/O controllers	16	 Add/substract (S) Compressed iota (S and V) Logical (S and V) Shift (S)
Number of columns	14	 Population/parity (S)
ARC	300°	Leading zero count (S)
Floor space	16 ft ² (1.49 m ²)	 Floating-point functional units: Add/subtract (S and V) Multiply, reciprocal, and square ro
Weight	5500 lb (2495 kg)	(S and V)

.

Register Type Available per Background Processor	Quantity	Size
Address (A)	8	32 bits
Scalar (S)	8	64 bits
Vector (V)	8	64 elements (64 bits per element)
Local Memory (used for register save)	1	16K 64-bit words

Support Equipment Required per CRAY-2 Computer System	Number of Units Needed
Reservoir	1
M-pod	1
S-pod	1
Motor-generator Sets	3
Maintenance Control Console	1

CRAY-2S/4-128 System Block Diagram



CRAY-2S MODEL NUMBER 2-128 SPECIFICATION SHEET

CPU Features		
Number of CPUs	2	
Clock Speed	4.1 ns	
Common memory size	128 Mwords	
Common memory chip type	Static MOS	
Number of quadrants	4	
Number of banks	128	
Number of common memory ports	2	
Number of foreground channels	2	
Maximum number of I/O devices	20	
Maximum number of disk storage devices	18	
Maximum number of HSX controllers	4	
Maximum number of external I/O controllers	8	
Number of columns	14	
ARC	300°	
Floor space	16 ft ² (1.49 m²)	
Weight	5500 lb (2495 kg)	

Functional Units (register units) Available per Background Processor
Address functional units: Add/subtract (A) Multiply (A)
Scalar functional units: Integer Add/subtract (S) Population/parity (S) Leading zero count (S) Shift (S) Logical (S)
Vector functional units: Integer Add/subtract (S and V) Shift (V) Population/parity (V) Leading zero count (V) Compressed iota (S and V) Logical (S and V)
 Floating-point functional units: Add/subtract (S and V) Multiply, reciprocal, and square root (S and V)

Register Type Available per Background Processor	Quantity	Size	
Address (A)	8	32 bits	
Scalar (S)	8	64 bits	
Vector (V)	8	64 elements (64 bits per element)	
Local Memory (used for register save)	1	16K 64-bit words	

Support Equipment Required per CRAY-2 Computer System	Number of Units Needed
Reservoir	1
M-pod	1
S-pod	1
Motor-generator Sets	3
Maintenance Control Console	1

CRAY-2S/2-128 System Block Diagram



CPU Features		
Number of CPUs	2	
Clock Speed	4.1 ns	
Common memory size	64 Mwords	
Common memory chip type	Static MOS	
Number of quadrants	4	
Number of banks	64	
Number of common memory ports	2	
Number of foreground channels	2	
Maximum number of I/O devices	20	
Maximum number of disk storage devices	18	
Maximum number of HSX controllers	4	
Maximum number of external I/O controllers	8	
Number of columns	14	
ARC	300°	
Floor space	16 ft² (1.49 m²)	
Weight	5500 lb (2495 kg)	

Functional Units (register units) Available per Background Processor Address functional units: • Add/subtract (A) Multiply (A) Scalar functional units: • Integer Add/subtract (S) • Population/parity (S) • Leading zero count (S) • Shift (S) • Logical (S) Vector functional units: • Integer Add/subtract (S and V) • Shift (V) • Population/parity (V) • Leading zero count (V) Compressed iota (S and V) • Logical (S and V) Floating-point functional units: • Add/subtract (S and V) • Multiply, reciprocal, and square root (S and V)

Register Type Available per Background Processor	Quantity	Size	
Address (A)	8	32 bits	
Scalar (S)	8	64 bits	
Vector (V)	8	64 elements (64 bits per element)	
Local Memory (used for register save)	1	16K 64-bit words	

Support Equipment Required per CRAY-2 Computer System	Number of Units Needed
Reservoir	1
M-pod	1
S-pod	1
Motor-generator Sets	2
Maintenance Control Console	1

Į

CRAY-2S/2-64 System Block Diagram



HR-02000-0D

Reader Comment Form

Title: CRAY-2 Computer Systems Functional Description Manual Number: HR-02000-0D

Your comments help us improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references.

NAME			
JOB TITLE			
FIRM			C
ADDRESS			RE
CITY	STATE	ZIP	
DATE			

