



FR400 Series Instruction Set Manual

Version 2.2 Jan, 2004



FUJITSU LIMITED

- 1) The contents of this document are subject to change without notice.
Customers are advised to consult with FUJITSU sales representatives before ordering.
- 2) The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU semiconductor device; FUJITSU does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU assumes no liability for any damages whatsoever arising out of the use of the information.
- 3) Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU or any third party or does FUJITSU warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
- 4) The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that FUJITSU will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
- 5) Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
- 6) If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Contents

FR400 Series I**Instruction Set Manual I**

1. Instruction Set Reference.....	1
1.1. Explanation of each term	1
1.2. Integer Instructions	2
1.2.1. Add / Subtract (ADDSS and SUBSS are available for MB93405/MB93451.)	2
1.2.2. Multiply	5
1.2.3. Multiply and Add / Subtract (These instructions are available for MB93405/MB93451.) ...	7
1.2.4. Multiply to IACC (This instruction is available for MB93405/MB93451.)	8
1.2.5. Divide	9
1.2.6. Logical Operations	11
1.2.7. Shift (SLASS instruction is available for MB93405/MB93451.)	13
1.2.8. Byte Compare Instruction	16
1.2.9. Accumulator Cut Instruction (This instruction is available for MB93405/MB93451.)	17
1.3. Load/Store Instructions	19
1.3.1. Load GR	19
1.3.2. Load FR	22
1.3.3. Store GR	24
1.3.4. Store FR	26
1.4. Data transfer Instructions	28
1.4.1. Swap	28
1.4.2. Move	30
1.5. Control transfer Instructions	32
1.5.1. Integer Conditional Branch	32
1.5.2. Floating-point / media Conditional Branch	34
1.5.3. LCR Conditional Branch to LR	36
1.5.4. Integer conditional Branches to LR	37
1.5.5. Floating-point/Media Branches to LR	40
1.5.6. Jump and Link	43
1.5.7. Call	44
1.5.8. Return from Trap	45
1.5.9. Integer Conditional Trap	46
1.5.10. Floating-point / media Conditional Trap	49
1.5.11. Break	52
1.5.12. Media Trap	53
1.6. Constant Setting Instructions	54
1.6.1. Set	54
1.7. Scan instruction	56
1.7.1. Scan	56
1.8. Condition Code Operating Instructions	58
1.8.1. Check for Integer Condition Code	58
1.8.2. Check for Floating-point/Media Condition Code	60

1.8.3.	Condition Code Logical Operations	62
1.9.	Special Operation Instructions	66
1.9.1.	Instruction Cache Invalidate	66
1.9.2.	Data Cache Invalidate	67
1.9.3.	Data Cache Flush	68
1.9.4.	Instruction Cache Entry Invalidate Instruction	69
1.9.5.	Data Cache Entry Invalidate Instruction	70
1.9.6.	Data Cache Entry Flush Instruction	71
1.9.7.	Instruction Cache Pre-Load	72
1.9.8.	Data Cache Pre-Load	73
1.9.9.	Instruction Cache UnLock	74
1.9.10.	Data Cache UnLock	75
1.9.11.	Barrier	76
1.9.12.	Memory Barrier	77
1.9.13.	Load Real Address of Instruction (This instruction is available for MB93451.)	78
1.9.14.	Load Real Address of Data (This instruction is available for MB93451.)	80
1.9.15.	TLB Probe (This instruction is available for MB93451.)	82
1.10.	Media Instructions	85
1.10.1.	Media Nop Instruction (M-Type Instruction)	85
1.10.2.	Logical Operations	86
1.10.3.	Rotate	87
1.10.4.	Word Cut	88
1.10.5.	Average (Halfword Dual)	90
1.10.6.	Shift (Halfword Dual)	91
1.10.7.	Media Dual Rotate (Word Dual) Instruction	92
1.10.8.	Saturate (Halfword Dual)	93
1.10.9.	Media Quad Saturation Operation (Halfword Quad) Instruction	95
1.10.10.	Media Absolute Value Operation (Halfword Dual) Instruction	96
1.10.11.	Compare (Halfword Dual)	97
1.10.12.	Add / Subtract with Saturation (Halfword Dual)	98
1.10.13.	Multiply (Halfword Dual)	100
1.10.14.	Cross Multiply (Halfword Dual)	102
1.10.15.	Multiply and Accumulate (Halfword Dual)	104
1.10.16.	Multiply and Subtract (Halfword Dual)	106
1.10.17.	Add / Subtract with Saturation (Halfword Quad)	108
1.10.18.	Multiply (Halfword Quad)	111
1.10.19.	Cross Multiply (Halfword Quad)	113
1.10.20.	Multiply and Accumulate (Halfword Quad)	115
1.10.21.	Media ACC Cross Quad Multiply and Accumulation (Halfword Quad) Instruction	117
1.10.22.	Media ACC Cross Quad Cross Multiply and Accumulation (Halfword Quad) Instruction 119	
1.10.23.	Media Quad Cross Multiply and Accumulation (Halfword Quad) Instruction	121
1.10.24.	Complex Multiply (Halfword Dual)	123
1.10.25.	Complex Multiply (Halfword Quad)	125
1.10.26.	Cut	128
1.10.27.	Cut	130
1.10.28.	Media Dual Cut Instruction	132
1.10.29.	Expand (Halfword)	133
1.10.30.	Pack/Unpack (Halfword)	135
1.10.31.	Pack (Halfword Dual)	137
1.10.32.	Convert Byte to/from Halfword	139
1.10.33.	Media Bit Concatenate (Halfword Dual) Instruction	141
1.10.34.	Media Bit Concatenate (Word Dual) Instruction	142
1.10.35.	Clear Accumulator	143

1.10.36.	Read/Write Accumulator	144
1.10.37.	Media Accumulator Addition Instruction	145
1.10.38.	Media Accumulator Subtraction Instruction	146
1.10.39.	Media Dual Accumulator Addition Instruction	147
1.10.40.	Media Dual Accumulator Subtraction Instruction	148
1.10.41.	Media Accumulator Addition and Subtraction Instruction	149
1.10.42.	Media Dual Accumulator Addition and Subtraction Instruction	150
1.10.43.	Media SETHI/SETLO (Halfword) Instruction	152
1.10.44.	Media Quad Low Clear (Halfword Quad) Instruction (M-Type Instruction. This instruction is available for MB93451.)	154
1.10.45.	Media Quad Scope Limitation (Halfword Quad) Instruction (M-Type Instruction. This instruction is available for MB93451.)	155
1.10.46.	Media Quad Shift (Halfword Quad) instruction (M-Type instruction. These instructions are available for MB93451.)	156
1.11.	Conditional Integer Instructions	158
1.11.1.	Add / Subtract / Multiply / Divide	158
1.11.2.	Add, Subtract and Multiply with setting ICC / Divide unsigned integer	160
1.11.3.	Logical Operations	162
1.11.4.	Logical Operations with setting ICC	164
1.11.5.	Shift	166
1.11.6.	Shift with setting ICC	168
1.12.	Conditional Load/Store Instructions	170
1.12.1.	Load GR	170
1.12.2.	Load FR	172
1.12.3.	Store GR	174
1.12.4.	Store FR	176
1.13.	Conditional Data transfer Instructions	178
1.13.1.	Swap	178
1.13.2.	Move	180
1.14.	Conditional Control transfer Instructions	182
1.14.1.	Jump and Link	182
1.15.	Conditional Scan instruction	183
1.15.1.	Scan	183
1.16.	Conditional Condition code operating Instructions	184
1.16.1.	Check for Integer Condition code	184
1.16.2.	Check for Floating-point/Media Conditional code	187
1.17.	Conditional Media Instructions	189
1.17.1.	Logical Operations	189
1.17.2.	Add / Subtract with Saturation (Halfword Dual)	191
1.17.3.	Multiply and Accumulate (Halfword Dual)	193
1.17.4.	Add / Subtract with Saturation (Halfword Quad)	195
1.17.5.	Multiply / Multiply and Accumulate (Halfword Quad)	197
1.17.6.	Complex Multiply (Halfword Dual)	199
1.17.7.	Expand (Halfword)	201
1.17.8.	Convert Byte to/from Halfword	202
2.	VLIW instruction	205
2.1.	Construction of VLIW instruction	205
2.2.	Execution of VLIW instruction	206
2.2.1.	Read/Write operation in same VLIW instruction	206
2.2.2.	Execution of Control Transfer Instruction	207

Appendix.....	213
1. Instruction Code Table.....	213
2. Instruction Matrix	226
2.1. Primary Ope-code	226
2.2. Secondary Opecode.....	227
3. Instruction / Device No. Correspondence table.....	233
4. IACC0 special rule.....	234

Table Contents

Table 1 #cond field and pseudo opcode	33
Table 2 #cond field and pseudo opcode	35
Table 3 #ccond field and evaluation condition of LCR	36
Table 4 #ccond field and evaluation condition of LCR	39
Table 5 #cond field and pseudo opcode	39
Table 6 #ccond field and evaluation condition of LCR	42
Table 7 #cond field and pseudo opcode	42
Table 8 Pseudo opcode	48
Table 9 Pseudo opcode	51
Table 10 #cond field and Pseudo opcode	59
Table 11 Result of ICC test and Value of CCCR(CCx)	59
Table 12 #cond field and Pseudo opcode	61
Table 13 Result of FCC test and value of CCCR(CCx)	61
Table 14 Values of CCCR(CCx, CCy and CCz)	63
Table 15 ANDCR	63
Table 16 ORCR	64
Table 17 XORCR	64
Table 18 NANDCR	64
Table 19 NORCR	64
Table 20 ANDNCR	64
Table 21 ORNCR	65
Table 22 NANDNCR	65
Table 23 NORNCR	65
Table 24 NOTCR	65
Table 25 Values of #cond field	159
Table 26 Values of #cond field	161
Table 27 Values of #cond field	163
Table 28 Values of #cond field	165
Table 29 Values of #cond field	167
Table 30 Values of #cond field	169
Table 31 Values of #cond field	171
Table 32 Values of #cond field	173
Table 33 Values of #cond field	175
Table 34 Values of #cond field	177
Table 35 Values of #cond field	179
Table 36 Values of #cond field	181
Table 37 Values of #cond field	182
Table 38 Values of #cond field	183
Table 39 #cond field and pseudo opcode	185
Table 40 Values of #ccond field	185
Table 41 Values of CCCR	185
Table 42 test results and values of CCCR	185
Table 43 #cond field and pseudo ope-code	188
Table 44 Values of #ccond field	188
Table 45 Values of CCCR	188
Table 46 Values of #cond field	190
Table 47 Values of #cond field	192

Table 48 Values of #cond field..... 194

Table 49 Values of #cond field..... 196

Table 50 Values of #cond field..... 198

Table 51 Values of #cond field..... 200

Table 52 Values of #cond field..... 201

Table 53 Values of #cond field..... 203

1. Instruction Set Reference

This chapter describes instruction set architecture, which are categorized into related instructions.

1.1. Explanation of each term

Instruction table

This term is described about the ope-code of each instruction, op fields in instruction code, ope fields in instruction code and execution behavior.

Category

This term is described about instruction type of each instruction.

Instruction format

This term is described about instruction format of each instruction.

Assembler description

This term is described about suggested assembly language syntax.

Behavior description

This term is described about description of instruction execution.

Operation example

In the instruction which needs a complex operation, an example is shown in the table.

Altered register other than a destination register


This term is described an altered register which is not indicated by assembly description. For ICC, it is described that the flag may be altered by the instruction. A symbol O means that the flag may be altered by the instruction. A symbol X means that the flag does not altered by the instruction.

Occurrence exception

This term is described exceptions that may be occurred by the instruction.

Detected exception

When the instruction detects exceptions, there are exceptions which do not initiate an exception processing and may store the information. This term is described about this kind of exception. When the instruction is non-excepting instruction, the detected exception is initiated by the COMMIT instruction. When the instruction is media instruction, the detected exception is initiated by executing MTRAP instruction.

Instruction Format (INT, Logic, Shift-cc Operation (R-simm))**Assembler Syntax**

ADD	GRi, GRj, GRk
ADDcc	GRi, GRj, GRk, ICCi
ADDX	GRi, GRj, GRk, ICCi
ADDXcc	GRi, GRj, GRk, ICCi
SUB	GRi, GRj, GRk
SUBcc	GRi, GRj, GRk, ICCi
SUBX	GRi, GRj, GRk, ICCi
SUBXcc	GRi, GRj, GRk, ICCi
ADDI	GRi, #s12, GRk
ADDIcc	GRi, #s10, GRk, ICCi
ADDXI	GRi, #s10, GRk, ICCi
ADDXIcc	GRi, #s10, GRk, ICCi
SUBI	GRi, #s12, GRk
SUBIcc	GRi, #s10, GRk, ICCi
SUBXI	GRi, #s10, GRk, ICCi
SUBXIcc	GRi, #s10, GRk, ICCi
ADDSS	GRi, GRj, GRk
SUBSS	GRi, GRj, GRk

Description

The integer addition and subtraction instructions add or subtract GRi and GRj (immediate instruction: sign_ext (#s12) or sign_ext (#s10)) and write the result in GRk.

The ADD instruction calculates “GRi+GRj”.

The ADDX instruction calculates “GRi+GRj+C”. C is the carry bit of ICCi.

The SUB instruction calculates “GRi - GRj”.

The SUBX instruction calculates “GRi - GRj - C”. C is the carry bit of ICCi.

The ADDcc, ADDXcc, SUBcc, and SUBXcc instructions and their immediate instructions change the integer condition code (ICC).

The ADDSS instruction adds a 32bit value of GRi to a 32bit value of GRj, and saturate, to produce a 32bit result. The result is placed into GRk. If the result is overflow as 32bit signed integer, maximum value of 32bit signed integer placed into GRk. (0x7FFFFFFF or 0x80000000)

The SUBSS instruction subtracts a 32bit value of GRi to a 32bit value of GRj, and saturate, to produce a 32bit result. The result is placed into GRk. If the result is overflow as 32bit signed integer, maximum value of 32bit signed integer placed into GRk. (0x7FFFFFFF or 0x80000000)

Registers altered (except destination register)

ICCi ... instructions with “cc” only

N	Z	V	C
O	O	O	O

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

none

1.2.2. Multiply

Ope-code	op	ope	Operation
SMUL	0000000	1000	Signed Integer Multiply
SMULcc	0000000	1001	Signed Integer Multiply and ICC setting
UMUL	0000000	1010	Unsigned Integer Multiply
UMULcc	0000000	1011	Unsigned Integer Multiply and ICC setting
SMULI	0011000	-	Signed Integer Multiply (Immediate)
SMULIcc	0011001	-	Signed Integer Multiply and ICC setting (Immediate)
UMULI	0011010	-	Unsigned Integer Multiply (Immediate)
UMULIcc	0011011	-	Unsigned Integer Multiply and ICC setting (Immediate)

Category

Integer

Instruction Format (INT, Logic, Shift Operation (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	GRk				op				GRi				-	ope				GRj													

Instruction Format (INT, Logic, Shift Operation (R-simm))

[illegible]

Instruction Format (INT, Logic, Shift-cc Operation (R-R))

[illegible]

ICCi

Instruction Format (INT, Logic, Shift-cc Operation (R-simm))

[illegible]

ICCi

Assembler Syntax

SMUL	GRi, GRj, GRk
SMULcc	GRi, GRj, GRk, ICCi
UMUL	GRi, GRj, GRk
UMULcc	GRi, GRj, GRk, ICCi
SMULI	GRi, #s12, GRk
SMULIcc	GRi, #s10, GRk, ICCi
UMULI	GRi, #s12, GRk

UMULIcc GRi, #s10, GRk, ICCi

Description

The integer multiply instructions multiply GRi and GRj (immediate instruction: sign_ext (#s12) or sign_ext (#s10)) and write the high-order 32 bits of the result in GRk and the low-order 32 bits in GRk+1.

The SMUL and SMULcc instructions calculate the product of signed integer word operands and write a signed integer doubleword as the result.

The UMUL and UMULcc instructions calculate the product of unsigned integer word operands and write an unsigned integer doubleword as the result.

The SMULcc and UMULcc instructions and their immediate instructions change the integer condition code (ICC) specified by ICCi field.

register_exception (register_not_aligned) occur when the register number of GRk is an odd number.

Registers altered (except destination register)

ICCi ... instructions with “cc” only

N	Z	V	C
O	O	X	X

Occurrence Exceptions

register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

1.2.3. Multiply and Add / Subtract (These instructions are available for MB93405/MB93451.)

Op-code	op	ope	Operation
SMASS	1000110	000110	Signed Multiply and Add with Signed Saturation (64bit + 32bit x 32bit -> 64 bit)
SMSSS	1000110	000111	Signed Multiply and Subtract with Signed Saturation (64bit – 32bit x32bit -> 64bit)

Category

Integer

Instruction Format (SMASS,SMSSS)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
								op								GRi								ope								GRj							

Assembler Syntax

SMASS GRi, GRj

SMSSS GRi, GRj

Description

SMASS multiplies the 32bit value in GRi and the 32bit value in GRj , then add the product with the 64bit value in IACC. All operands are treated as signed values, to produce a 64bit result. The result is placed into IACC. If the result is overflow as 64bit signed integer, maximum value of 64bit signed integer is placed into IACC. (0x7FFFFFFFFFFFFFFF or 0x8000000000000000)

SMSSS multiplies the 32bit value in GRi and the 32bit value in GRj , then subtract the product from the 64bit value in IACC. All operands are treated as signed values, to produce a 64bit result. The result is placed into IACC. If the result is overflow as 64bit signed integer, maximum value of 64bit signed integer is placed into IACC. (0x7FFFFFFFFFFFFFFF or 0x8000000000000000)

Registers altered (except destination register)

none

Occurrence Exceptions

register exception (unimplement exception)

Detected Exceptions

none

Detected Exceptions

none

1.2.6. Logical Operations

Ope-code	op	ope	Operation
AND	0000001	0000	And
ANDcc	0000001	0001	And and ICC setting
OR	0000001	0010	Or
ORcc	0000001	0011	Or and ICC setting
XOR	0000001	0100	Xor
XORcc	0000001	0101	Xor and ICC setting
NOT	0000001	0110	Not
ANDI	0100000	-	And (Immediate)
ANDIcc	0100001	-	And and ICC setting (Immediate)
ORI	0100010	-	Or (Immediate)
ORIcc	0100011	-	Or and ICC setting (Immediate)
XORI	0100100	-	Xor (Immediate)
XORIcc	0100101	-	Xor and ICC setting (Immediate)

Category

Integer

Instruction Format (INT, Logic, Shift Operation (R-R))

[illegible]

Instruction Format (NOT Operation (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
				GRk				op								-								-				ope				GRj			

Instruction Format (INT, Logic, Shift Operation (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GRk								op								GRi								#s12							

Instruction Format (INT, Logic, Shift-cc Operation (R-R))

[illegible]

Instruction Format (INT, Logic, Shift-cc Operation (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		GRk				op				GRi				ICci		#s10															

Assembler Syntax

AND	GRi, GRj, GRk
ANDcc	GRi, GRj, GRk, ICCi
OR	GRi, GRj, GRk
ORcc	GRi, GRj, GRk, ICCi
XOR	GRi, GRj, GRk
XORcc	GRi, GRj, GRk, ICCi
NOT	GRj, GRk
ANDI	GRi, #s12, GRk
ANDIcc	GRi, #s10, GRk, ICCi
ORI	GRi, #s12, GRk
ORIcc	GRi, #s10, GRk, ICCi
XORI	GRi, #s12, GRk
XORIcc	GRi, #s10, GRk, ICCi

Description

The integer logical instructions execute logical operations on GRi and GRj bit by bit (immediate instruction: GRi and sign_ext (#s12) or sign_ext (#s10)) and write the result in GRk. The ANDcc, ORcc, and XORcc instructions and their immediate instructions change the integer condition code (ICC) specified by ICCi field.

Registers altered (except destination register)

ICCi ... instructions with “cc” only

N	Z	V	C
O	O	X	X

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

None

Assembler Syntax

SLL	GRi, GRj, GRk
SLLcc	GRi, GRj, GRk, ICCi
SRL	GRi, GRj, GRk
SRLcc	GRi, GRj, GRk, ICCi
SRA	GRi, GRj, GRk
SRAcc	GRi, GRj, GRk, ICCi
SLLI	GRi, #s12, GRk
SLLIcc	GRi, #s10, GRk, ICCi
SRLI	GRi, #s12, GRk
SRLIcc	GRi, #s10, GRk, ICCi
SRAI	GRi, #s12, GRk
SRAIcc	GRi, #s10, GRk, ICCi
SLASS	GRi, GRj, GRk

Description

The integer shift instructions shift GRi by the number of bits implied by the shift-count and write the result in GRk. The shift-count is specified by the low-order 5 bits of GRj (immediate instruction: sign_ext (#s12) or sign_ext (#s10)).

The SLL instruction shifts GRi to the left, replacing the vacated positions with zero.

The SRL instruction shifts GRi to the right, replacing the vacated positions with zero.

The SRA instruction shifts GRi to the right, replacing the vacated positions with the highest bit of GRi.

The SLLcc, SRLcc, and SRAcc instructions and their immediate instructions change the integer condition code (ICC) specified by ICCi field.

Each bit of shift out is calculated in logical OR, and result in the C flag of ICC in SRAcc instruction.

Each bit of shift out is calculate in logical OR, and result in the V flag of ICC in SLLcc instruction.

SLASS shifts a 32bit value of GRi toward left at a 32bit value of GRj, and saturate, to produce a 32bit result. The result is placed into GRk. If the result is overflow as 32bit signed integer, maximum value of 32bit signed interger placed into GRk. (0x7FFFFFFF or 0x80000000)

Registers altered (except destination register)

ICCi ... instructions with “cc” only

SRLcc, SRLIcc

N	Z	V	C
O	O	X	X

SLLcc, SLLIcc

N	Z	V	C
O	O	O	X

SRAcc, SRAIcc

N	Z	V	C
O	O	X	O

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

none

1.2.8. Byte Compare Instruction

Ope code	op	ope	Operation
CMPB	0000000	1100	Byte Comparison and ICC field
CMPBA	0000000	1101	OR of Byte Comparison and ICC field

Category

Integer

Instruction format (INT, Logic, Shift-cc operation (R – R))

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	-	op	GRi	ICCi	ope	GRj
--	---	----	-----	------	-----	-----

Assembler description

CMPB GRi,GRj,ICCi

CMPBA GRi,GRj,ICCi

Description

The CMPB instruction compares GRi₀ with GRj₀; when they match, the instruction writes 1 to ICCi.n; when they do not match, the instruction writes 0 to ICCi.n. Simultaneously, the instruction compares GRi₁ with GRj₁, and when they match, the instruction writes 1 to ICCi.z; when they do not match, the instruction writes 0 to ICCi.z. Simultaneously, the instruction compares GRi₂ with GRj₂, and when they match, the instruction writes 1 to ICCi.v; when they do not match, the instruction writes 0 to ICCi.v. Simultaneously, the instruction compares GRi₃ with GRj₃, and when they match, the instruction writes 1 to ICCi.c; when they do not match, the instruction writes 0 to ICCi.c.

The CMPBA instruction compares GRi₀ with GRj₀; GRi₁ with GRj₁; GRi₂ with GRj₂; and GRi₃ with GRj₃, respectively; when there is at least one match, the instruction writes 1 to ICCi.c; when there is no match at all, the instruction writes 0 to ICCi.c. The instruction writes 0 to ICCi.n, ICCi.z, and ICCi.v.

Indexes used for GRi and GRj show the byte locations in the register. The relationship between byte location and bit position is shown below:

GRi0 = GRi (bit 31 to bit 24), GRi1 = GRi (bit 23 to bit 16)

GRi2 = GRi (bit 15 to bit 8), GRi3 = GRi (bit 7 to bit 0)

Note: The same relationship also applies to GRj.

Registers altered (except destination register)

None

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

None

Ope code	op	ope	Operation
SCUTSS	1000110	000100	Signed Cut with Signed Saturation (Immediate)

Category

Integer

Instruction format (SCTUTSS)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				GRk				op								-				ope								GRj			

Assembler description

SCUTSS GRj,GRk

Description

SCUTSS round the 64bit value of Iacc with bit_position of 7bit signed value of GRj, and cut and saturate, to produce a 32bit result. The result is placed into GRk. At round phase, if (32-bit_posion)th bit of Iacc is '1', $2^{(32-\text{bit_position})}$ is added to IACC. At cut phase, if bit_position is minus vlaue, the value of IACC is entended with sign bit. At saturation phase, if the result is overflow as 32bit signed integer, maximum value of 32bit signed interger placed into GRk. (0x7FFFFFFF or 0x80000000)

Ex.

IACC : FFFFFEDC BA987654 : without round_increment, saturation case
GRj : 16(00000010)
 GRk : FEDCBA98

IACC : FFFFFEDC BA987654 : with round_increment case
GRj : 12(0000000c)
GRk : FFEDCBAA

IACC : FFFFFEDC BA987654 : with sign extention case
 GRj : -4(FFFFFFFFC)
 GRk : FFFFFFFEE

IACC : FFFFFEDC BA987654 : with saturation case
 GRj : 24(00000018)
 GRk : 80000000

Registers altered (except destination register)

None

Occurrence Exceptions

register exception (unimplement exception)

Detected Exceptions

None

1.3.1. Load GR

Op-code	op	ope	Operation
LDSB	0000010	000000	Load Signed Byte
LDUB	0000010	000001	Load Unsigned Byte
LDSH	0000010	000010	Load Signed Halfword
LDUH	0000010	000011	Load Unsigned Halfword
LD	0000010	000100	Load Word
LDD	0000010	000101	Load Double
LDSBU	0000010	010000	Load Signed Byte with Update Index
LDUBU	0000010	010001	Load Unsigned Byte with Update Index
LDSHU	0000010	010010	Load Signed Halfword with Update Index
LDUHU	0000010	010011	Load Unsigned Halfword with Update Index
LDU	0000010	010100	Load Word with Update Index
LDDU	0000010	010101	Load Double with Update Index
LDSBI	0110000	-	Load Signed Byte (Immediate)
LDSHI	0110001	-	Load Signed Halfword (Immediate)
LDI	0110010	-	Load Word (Immediate)
LDDI	0110011	-	Load Double (Immediate)
LDUBI	0110101	-	Load Unsigned Byte (Immediate)
LDUHI	0110110	-	Load Unsigned Halfword (Immediate)

Integer

[illegible][illegible]

LDSB	@(GRi, GRj), GRk
LDUB	@(GRi, GRj), GRk
LDSH	@(GRi, GRj), GRk
LDUH	@(GRi, GRj), GRk
LD	@(GRi, GRj), GRk
LDD	@(GRi, GRj), GRk
LDSBU	@(GRi, GRj), GRk

LDUBU	@(GRi, GRj), GRk
LDSHU	@(GRi, GRj), GRk
LDUHU	@(GRi, GRj), GRk
LDU	@(GRi, GRj), GRk
LDDU	@(GRi, GRj), GRk
LDSBI	@(GRi, d12), GRk
LDUBI	@(GRi, d12), GRk
LDSHI	@(GRi, d12), GRk
LDUHI	@(GRi, d12), GRk
LDI	@(GRi, d12), GRk
LDDI	@(GRi, d12), GRk

Description

The integer Load instructions calculate “GRi + GRj” as an effective address (immediate instruction: “GRi + sign_ext (d12)”) and copy data from memory to a general-purpose register (GR). Byte or halfword data is written in the GRk register which is right-justified and it is either sign-extended or zero-extended on the left, depending on whether or not the opcode specifies a signed or unsigned operation, respectively. In doubleword Load instruction, it is necessary to set the register number of GRk as an even number with software, and the high-order word is written in the even register and the low-order word in the odd. (sign_ext(X): X extended with a sign)

An instruction with “update” form calculates “GRi + GRj” as an effective address and writes the result in GRi.


The mem_address_not_aligned exception occurs when the effective address is not aligned on a halfword boundary in halfword Load instruction, when it is not aligned on a word boundary in word Load instruction or when it is not aligned on a doubleword boundary in doubleword Load instruction.

The register_exception (register_not_aligned) exception occurs when the register number of GRk is not an even number in doubleword Load instruction.

When an imprecise exception occurs in the Load with Update Index instruction, it completes to write the effective address in GRi and it does not complete to copy data from memory indicating by the effective address to GRk.

Operation example

LDSHU @(GRi,GRj),GRk



Registers altered (except destination register)

GRi ... Instruction with “update” form only

Occurrence Exceptions

mem_address_not_aligned (except byte Load instruction)

data_access_exception
data_access_MMU_miss
data_access_error
register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

1.3.2. Load FR

Ope-code	op	ope	Operation
LDBF	0000010	001000	Load Byte FR register
LDHF	0000010	001001	Load Halfword FR register
LDF	0000010	001010	Load FR register
LDDF	0000010	001011	Load Double FR register
LDBFU	0000010	011000	Load Byte FR register with Update Index
LDHFU	0000010	011001	Load Halfword FR register with Update Index
LDFU	0000010	011010	Load FR register with Update Index
LDDFU	0000010	011011	Load Double FR register with Update Index
LDBFI	0111000	-	Load Byte FR register (Immediate)
LDHFI	0111001	-	Load Halfword FR register (Immediate)
LDFI	0111010	-	Load FR register (Immediate)
LDDFI	0111011	-	Load Double FR register (Immediate)

Category

Integer

Instruction Format (Load/Store (R-R))

[illegible]

Instruction Format (Load/Store (R-simm))

[illegible]

Assembler Syntax

LDBF	@(GRi, GRj), FRk
LDHF	@(GRi, GRj), FRk
LDF	@(GRi, GRj), FRk
LDDF	@(GRi, GRj), FRk
LDBFU	@(GRi, GRj), FRk
LDHFU	@(GRi, GRj), FRk
LDFU	@(GRi, GRj), FRk
LDDFU	@(GRi, GRj), FRk
LDBFI	@(GRi, d12), FRk
LDHFI	@(GRi, d12), FRk
LDFI	@(GRi, d12), FRk
LDDFI	@(GRi, d12), FRk

Description

The floating-point Load instructions calculate “GRi + GRj” as an effective address (immediate instruction: “GRi + sign_ext (d12)”) and copy data from memory to FR.

The LDBF instruction copies byte data from memory to all byte positions of FR without a signed extension.

The LDHF instruction copies halfword aligned data from memory to all halfword positions of FR without a signed extension.

The LDF instruction copies word aligned data from memory to FR.

The LDDF instruction copies doubleword aligned data from memory to FRk and FRk+1.

An instruction with “update” form calculates “GRi + GRj” as an effective address and writes the result in GRi.


The `mem_address_not_aligned` exception occurs when the effective address is not aligned on a halfword boundary in halfword Load instruction, when it is not aligned on a word boundary in word Load instruction, when it is not aligned on a doubleword boundary in doubleword Load instruction.

The `register_exception` (`register_not_aligned`) exception occurs when the register number of FRk is not an even number in doubleword Load instruction.

When an imprecise exception occurs in the Load with Update Index instruction, it completes to write the effective address in GRi and it does not complete to copy data from memory indicating by the effective address to FRk.

Operation example

LDBFU @(GRi,GRj),FRk



Registers altered (except destination register)

GRi ... Instruction with update only

Occurrence Exceptions

`fp_disabled`
`mem_address_not_aligned`
`data_access_exception`
`data_access_MMU_miss`
`data_access_error`
`register_exception` (`unimplement_exception`, `register_not_aligned`)

Detected Exceptions

none

1.3.3. Store GR

Op-code	op	ope	Operation
STB	0000011	000000	Store Byte
STH	0000011	000001	Store Halfword
ST	0000011	000010	Store Word
STD	0000011	000011	Store Double
STBU	0000011	010000	Store Byte with Update Index
STHU	0000011	010001	Store Halfword with Update Index
STU	0000011	010010	Store Word with Update Index
STDU	0000011	010011	Store Double with Update Index
STBI	1010000	-	Store Byte (Immediate)
STHI	1010001	-	Store Halfword (Immediate)
STI	1010010	-	Store Word (Immediate)
STDI	1010011	-	Store Double (Immediate)

Category

Integer

Instruction Format (Load/Store (R-R))

[illegible]

Instruction Format (Load/Store (R-simm))

[illegible]

Assembler Syntax

STB	GRk, @ (GRi, GRj)
STH	GRk, @ (GRi, GRj)
ST	GRk, @ (GRi, GRj)
STD	GRk, @ (GRi, GRj)
STBU	GRk, @ (GRi, GRj)
STHU	GRk, @ (GRi, GRj)
STU	GRk, @ (GRi, GRj)
STDU	GRk, @ (GRi, GRj)
STBI	GRk, @ (GRi, d12)
STHI	GRk, @ (GRi, d12)
STI	GRk, @ (GRi, d12)
STDI	GRk, @ (GRi, d12)

Description

The integer Store instructions calculate “GRi + GRj” as an effective address (immediate instruction: “GRi + sign_ext(d12)”) and copy data from a general-purpose register (GRk) into memory. In doubleword Store instruction, it is necessary to set the register number of GRk as

an even number with software, and the high-order word is stored in memory from the even register and the low-order word from the odd. (sign_ext (X): X extended with a sign)

An instruction with “update” form calculates “ $GR_i + GR_j$ ” as an effective address and writes the result in GR_i .


The mem_address_not_aligned exception occurs when the effective address is not aligned on a halfword boundary in halfword Store instruction, when it is not aligned on a word boundary in word Store instruction or when it is not aligned on a doubleword boundary in doubleword Store instruction.

The register_exception (register_not_aligned) occurs when the register number of GR_k is an odd number in doubleword Store instruction.

When an imprecise exception occurs in the Store with Update Index instruction, it completes to write the effective address in GR_i and it does not complete to copy data from GR_k to memory indicating by the effective address.

Operation example

STU $GR_k, @(GR_i, GR_j)$



Registers altered (except destination register)

GR_i ... Instruction with update only

Occurrence Exceptions

mem_address_not_aligned (except byte Store)

data_access_exception

data_access_MMU_miss

data_access_error

data_store_error

register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

The STBF instruction copies the lowest-order byte of FR to memory.

The STHF instruction copies low-order halfword data of FR to memory.

The STF instruction copies word data from FR to memory.

The STDF instruction copies doubleword data from FRk and FRk+1 to memory.


An instruction with “update” form calculates “GRi + GRj” as an effective address and writes the result in GRi.

The mem_address_not_aligned exception occurs when the effective address is not aligned on a halfword boundary in halfword Store instruction, when it is not aligned on a word boundary in word Store instruction or when it is not aligned on a doubleword boundary in doubleword Store instruction.

When an imprecise exception occurs in executing the Store with Update Index instruction, it completes to write the effective address in GRi and it does not complete to copy data from FRk to memory indicated by the effective address.

Operation example

STDFU FRk,@(GRi,GRj)



Registers altered (except destination register)

GRi ... Instruction with update only

Occurrence Exceptions

fp_disabled
 mem_address_not_aligned
 data_access_exception
 data_access_MMU_miss
 data_access_error
 data_store_error
 register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

1.4. Data transfer Instructions

1.4.1. Swap

Ope-code	op	ope	Operation
SWAP	0000011	000101	SWAP register with memory
SWAPI	1001101	-	SWAP register with memory (Immediate)

Category

Control

Instruction Format (Load/Store (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
GRk										op										GRi										ope										GRj									

Instruction Format (Load/Store (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
GRk										op										GRi										d12									

Assembler Syntax

SWAP @(GRi, GRj), GRk
 SWAPI @(GRi, d12), GRk


Description

The swap instructions calculates “GRi+GRj” as an effective address (Immediate instruction: “GRi+sign_ext (d12)”) and exchange the contents of GRk with the contents of the word addressed memory location. The operation is performed atomically, that is, without allowing intervening interrupts. In a multiprocessor system, two or more processors executing SWAP or atomic Load-Store instruction addressing the same word or byte simultaneously are guaranteed to be executed without allowing intervening.

The mem_address_not_aligned exception occurs when the effective address is not aligned on a word boundary.

Operation example

SWAP @(GRi,GRj),GRk



Registers altered (except destination register)

none

Occurrence Exceptions

mem_address_not_aligned
data_access_exception
data_access_MMU_miss
data_access_error
data_store_error
register_exception (unimplement_exception)

Detected Exceptions

none

Detected Exceptions

none

1.5. Control transfer Instructions

1.5.1. Integer Conditional Branch

Ope-code	op	Operation
Bicc	0000110	Integer Conditional Branch

Category

Branch

Instruction Format (Branch instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		#cond				ICCi									op																
																label 16															
																#hint															

Assembler Syntax

Bicc ICCi, #hint, label16
 BEQ : Z==1
 BNE : Z==0
 BLE : (Z or (N xor V))==1
 BGT : (Z or (N xor V))==0
 BLT : (N xor V)==1
 BGE : (N xor V)==0
 BLS : (C or Z)==1
 BHI : (C or Z)==0
 BC : C==1
 BNC : C==0
 BN : N==1
 BP : N==0
 BV : V==1
 BNV : V==0

BNO
BRA label16

Description

The Integer Conditional Branch instruction evaluates the #cond field of ICCi, according to the #cond field of the instruction.

When the evaluation is true, the instruction cause control transfer to the address “PC + (4 x sign_ext (label 16))”. When the evaluation is false, the branch is not taken.

The #hint bit is 2bit field which is set by software, and the hint bit is used for a branch prediction. When there is a high probability of branching, you should specify 2 to #hint. When there is not much probability of branching, you should specify 0 to #hint.

The following table is shown the evaluation condition of ICCi indicating by #cond field.

Table 1 #cond field and pseudo opcode

Pseudo opcode	cond	mean	ICC test
BEQ	0100	Branch Equal	Z
BNE	1100	Branch Not Equal	not Z
BLE	0111	Branch Less or Equal	Z or (N xor V)
BGT	1111	Branch Greater	Not (Z or (N xor V))
BLT	0011	Branch Less	N xor V
BGE	1011	Branch Greater or Equal	Not (N xor V)
BLS	0101	Branch Less or Equal Unsigned	C or Z
BHI	1101	Branch Greater Unsigned	Not (C or Z)
BC	0001	Branch Carry Set	C
BNC	1001	Branch Carry Clear	Not C
BN	0110	Branch Negative	N
BP	1110	Branch Positive	Not N
BV	0010	Branch Overflow Set	V
BNV	1010	Branch Overflow Clear	Not V
BNO	0000	Branch Never	0
BRA	1000	Branch Always	1

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none


1.5.2. Floating-point / media Conditional Branch

Ope-code	op	Operation
FBfcc	0000111	Floating-point/Media Conditional Branch

Category

Branch

Instruction Format (Branch instruction)



Assembler Syntax

FBfcc FCCi, #hint, label16

FBNE : (L or G or U)==1

FBEQ : E==1

FBLG : (L or G)==1

FBUE : (E or U)==1

FBUL : (L or U)==1

FBGE : (E or G)==1

FBLT : L == 1

FBUGE : (E or G or U)==1

FBUG : (G or U)==1

FBLE : L==1

FBGT : G==1

FBULE : (E or L or G)==1

FBU : U==1

FBO : (E or L or G)==1

FBNO

FBRA label16

Description

The floating-point / media Conditional Branch instruction evaluates the #cond field of FCCi, according to the #cond field of the instruction.

When the evaluation is true, the instruction cause control transfer to the address “PC + (4 x sign_ext (label 16))”. When the evaluation is false, the branch is not taken.

The #hint bit is 2-bit field which is set by software, and the hint bit is used for a branch prediction. When there is a high probability of branching, you should specify 2 to #hint. When there is not much probability of branching, you should specify 0 to #hint.

The following table is shown the evaluation condition of FCCi indicating by #cond field.

Table 2 #cond field and pseudo opcode

Pseudo opcode	#cond	mean	FCC test
FBNE	0111	Branch Not Equal	L or G or U
FBEQ	1000	Branch Equal	E
FBLG	0110	Branch Less or Greater	L or G
FBUE	1001	Branch Unordered or Equal	E or U
FBUL	0101	Branch Unordered or Less	L or U
FBGE	1010	Branch Greater or Equal	E or G
FBLT	0100	Branch Less	L
FBUGE	1011	Branch Unordered or Greater or Equal	E or G or U
FBUG	0011	Branch Unordered or Greater	G or U
FBLE	1100	Branch Less or Equal	E or L
FBGT	0010	Branch Greater	G
FBULE	1101	Branch Unordered or Less or Equal	E or L or U
FBU	0001	Branch Unordered	U
FBO	1110	Branch Ordered	E or L or G
FBNO	0000	Branch Never	0
FBRA	1111	Branch Always	1

Registers altered (except destination register)

none

Occurrence Exceptions

fp_disabled

Detected Exceptions

none

1.5.3. LCR Conditional Branch to LR

Ope-code	Op	ope	Operation
BctrLR	0001110	001	LCR Conditional Branch to LR

Category

Branch

Instruction Format (Branch instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-		-					op		#hint		ope																		
																#ccond															

Assembler Syntax

BctrLR #ccond, #hint

Description

BctrLR instruction decrements the LCR and evaluates the condition shown by the following table. When the evaluation is true, the instruction cause control transfer to the address stored in the LR. When the evaluation is false, the branch is not taken.

Table 3 #ccond field and evaluation condition of LCR

#ccond	Operation	LCR test
0	Branch if LCR != 0	LCR != 0
1	Branch if LCR = 0	LCR = 0

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

1.5.4. Integer conditional Branches to LR

Ope-code	op	ope	Operation
BiccLR	0001110	010	Integer Conditional Branch to LR
BCiccLR	0001110	011	Integer and LCR Conditional Branch to LR

Category

Branch

Instruction Format (Branch instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		#cond									op									ope											-
										ICCi					#hint					#ccond											

Assembler Syntax

BiccLR ICCi, #hint
 BEQLR : Z==1
 BNELR : Z==0
 BLELR : (Z or (N xor V))==1
 BGTLR : (Z or (N xor V))==0
 BLTLR : (N xor V)==1
 BGELR : (N xor V)==0
 BLSLR : (C or Z)==1
 BHILR : (C or Z)==0
 BCLR : C==1
 BNCLR : C==0
 BNLR : N==1
 BPLR : N==0
 BVLRL : V==1
 BNVLR : V==0
 BNOLR
 BRALR

BCiccLR ICCi, #ccond, #hint
BCEQLR : Z==1
BCNELR : Z==0
BCLELR : (Z or (N xor V))==1
BCGTLR : (Z or (N xor V))==0
BCLTLR : (N xor V)==1
BCGELR : (N xor V)==0
BCLSLR : (C or Z)==1
BCHILR : (C or Z)==0
BCCLR : C==1
BCNCLR : C==0
BCNLR : N==1
BCPLR : N==0
BCVLR : V==1
BCNVLR : V==0
BCNOLR
BCRALR #ccond

Description

BiccLR instruction evaluates the #cond field of ICCi, according to the #cond field of the instruction. When the evaluation is true, the instruction cause control transfer to the address stored in the LR. When the evaluation is false, the branch is not taken.

BCiccLR instruction decrements the LCR and evaluates the condition shown Table 4 and also evaluates the #cond field of ICCi, according to the #cond field of the instruction. When the both evaluations are true, the instruction cause control transfer to the address stored in the LR. When the either condition is false, the branch is not taken.

Even if the Integer conditional Branch to LR Instructions and another branch instructions are in a same VLIW instruction and the condition of another branch instructions are true, the decrement of LCR in Integer condition Branch to LR instruction is executed.

The #hint bit is 2-bit field which is set by software, and the hint bit is used for a branch prediction. When there is a high probability of branching, you should specify 2 to #hint. When there is not much probability of branching, you should specify 0 to #hint.

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

Table 4 #ccond field and evaluation condition of LCR

#ccond	Operation	LCR test
0	Branch if LCR != 0	LCR != 0
1	Branch if LCR = 0	LCR = 0

Table 5 #cond field and pseudo opcode

Pseudo opcode	ope	#cond	Operation	ICC test
BEQLR	010	0100	Branch Equal to LR	Z
BNELR	010	1100	Branch Not Equal to LR	Not Z
BLELR	010	0111	Branch Less or Equal to LR	Z or (N xor V)
BGTLR	010	1111	Branch Greater to LR	Not (Z or (N xor V))
BLTLR	010	0011	Branch Less to LR	N xor V
BGELR	010	1011	Branch Greater or Equal to LR	Not (N xor V)
BLSLR	010	0101	Branch Less or Equal Unsigned to LR	C or Z
BHILR	010	1101	Branch Greater Unsigned to LR	Not (C or Z)
BCLR	010	0001	Branch Carry Set to LR	C
BNCLR	010	1001	Branch Carry Clear to LR	Not C
BNLR	010	0110	Branch Negative to LR	N
BPLR	010	1110	Branch Positive to LR	Not N
BVLR	010	0010	Branch Overflow Set to LR	V
BNVLR	010	1010	Branch Overflow Clear to LR	Not V
BNOLR	010	0000	Branch Never to LR	0
BRALR	010	1000	Branch Always to LR	1
BCEQLR	011	0100	Branch LCR and Equal to LR	Z
BCNELR	011	1100	Branch LCR and Not Equal to LR	Not Z
BCLELR	011	0111	Branch LCR and Less or Equal to LR	Z or (N xor V)
BCGTLR	011	1111	Branch LCR and Greater to LR	Not (Z or (N xor V))
BCLTLR	011	0011	Branch LCR and Less to LR	N xor V
BCGELR	011	1011	Branch LCR and Greater or Equal to LR	Not (N xor V)
BCLSLR	011	0101	Branch LCR and Less or Equal Unsigned to LR	C or Z
BCHILR	011	1101	Branch LCR and Greater Unsigned to LR	Not (C or Z)
BCCLR	011	0001	Branch LCR and Carry Set to LR	C
BCNCLR	011	1001	Branch LCR and Carry Clear to LR	Not C
BCNLR	011	0110	Branch LCR and Negative to LR	N
BCPLR	011	1110	Branch LCR and Positive to LR	Not N
BCVLR	011	0010	Branch LCR and Overflow Set to LR	V
BCNVLR	011	1010	Branch LCR and Overflow Clear to LR	Not V
BCNOLR	011	0000	Branch LCR and Never to LR	0
BCRALR	011	1000	Branch LCR and Always to LR	1

1.5.5. Floating-point/Media Branches to LR

Ope-code	Op	ope	Operation
FBfccLR	0001110	110	Floating-point/Media Conditional Branch to LR
FCBfccLR	0001110	111	Floating-point/Media and LCR Conditional Branch to LR

Category

Branch

Instruction Format (Branch instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	#cond						op						ope						-														
FCCi										#hint					#ccond																		

Assembler Syntax

FBfccLR FCCi, #hint

FBNELR : (L or G or U)==1

FBEQLR : E==1

FBLGLR : (L or G)==1

FBUELR : (E or U)==1

FBULLR : (L or U)==1

FBGELR : (E or G)==1

FBLTLR : L==1

FBUGELR : (E or G or U)==1

FBUGLR : (G or U)==1

FBLELR : (E or L)==1

FBGTLR : G==1

FBULELR : (E or L or U)==1

FBULR : U==1

FBOLR : (E or L or G)==1

FBNOLR

FBRALR

FCBfccLR FCCi, #ccond, #hint
FCBNELR : (L or G or U)==1
FCBEQLR : E==1
FCBLGLR : (L or G)==1
FCBUELR : (E or U)==1
FCBULLR : (L or U)==1
FCBGELR : (E or G)==1
FCBLTLR : L==1
FCBUGELR : (E or G or U)==1
FCBUGLR : (G or U)==1
FCBLELR : (E or L)==1
FCBGTLR : G==1
FCBULELR : (E or L or U)==1
FCBULR : U==1
FCBOLR : (E or L or G)==1
FCBNOLR
FCBRALR #ccond

Description

FBfccLR instruction evaluates the #cond field of FCCi, according to the pseudo opcode shown by Table 7. When the evaluation is true, the instruction cause control transfer to the address stored in the LR. When the evaluation is false, the branch is not taken.

FCBfccLR instruction decrements the LCR and evaluates the condition shown by Table 6 and also evaluates the #cond field of FCCi, according to the pseudo opcode shown by Table 7. When the both evaluations are true, the instruction cause control transfer to the address stored in the LR. When the either condition is false, the branch is not taken.

Even if the Floating-point/Media Branch instruction to LR Instructions and other branch instructions are in the same VLIW instruction and the condition of the other branch instructions are true, the decrement of LCR in the FCBfccLR instruction is executed.

The #hint is 2-bit field which is set by software, and the hint bit is used for a branch prediction. When there is a high probability of branching, you should specify 2 to #hint. When there is not much probability of branching, you should specify 0 to #hint.

Registers altered (except destination register)

none

Occurrence Exceptions

fp_disabled

Detected Exceptions

none

Table 6 #ccond field and evaluation condition of LCR

#ccond	Operation	LCR test
0	Branch if LCR!= 0	LCR!= 0
1	Branch if LCR = 0	LCR = 0

Table 7 #cond field and pseudo opcode

Pseudo opcode	ope	#cond	Operation	FCC test
FBNELR	110	0111	Branch Not Equal to LR	L or G or U
FBEQLR	110	1000	Branch Equal to LR	E
FBLGLR	110	0110	Branch Less or Greater to LR	L or G
FBUELR	110	1001	Branch Unordered or Equal to LR	E or U
FBULLR	110	0101	Branch Unordered or Less to LR	L or U
FBGELR	110	1010	Branch Greater or Equal to LR	E or G
FBLTLR	110	0100	Branch Less to LR	L
FBUGELR	110	1011	Branch Unordered or Greater or Equal to LR	E or G or U
FBUGLR	110	0011	Branch Unordered or Greater to LR	G or U
FBLELR	110	1100	Branch Less or Equal to LR	E or L
FBGTLR	110	0010	Branch Greater to LR	G
FBULELR	110	1101	Branch Unordered or Less or Equal to LR	E or L or U
FBULR	110	0001	Branch Unordered to LR	U
FBOLR	110	1110	Branch Ordered to LR	E or L or G
FBNOLR	110	0000	Branch Never to LR	0
FBRALR	110	1111	Branch Always to LR	1
FCBNELR	111	0111	Branch LCR and Not Equal to LR	L or G or U
FCBEQLR	111	1000	Branch LCR and Equal to LR	E
FCBLGLR	111	0110	Branch LCR and Less or Greater to LR	L or G
FCBUELR	111	1001	Branch LCR and Unordered or Equal to LR	E or U
FCBULLR	111	0101	Branch LCR and Unordered or Less to LR	L or U
FCBGELR	111	1010	Branch LCR and Greater or Equal to LR	E or G
FCBLTLR	111	0100	Branch LCR and Less	L
FCBUGELR	111	1011	Branch LCR and Unordered or Greater or Equal to LR	E or G or U
FCBUGLR	111	0011	Branch LCR and Unordered or Greater to LR	G or U
FCBLELR	111	1100	Branch LCR and Less or Equal to LR	E or L
FCBGTLR	111	0010	Branch LCR and Greater to LR	G
FCBULELR	111	1101	Branch LCR and Unordered or Less or Equal	E or L or U
FCBULR	111	0001	Branch LCR and Unordered	U
FCBOLR	111	1110	Branch LCR and Ordered	E or L or G
FCBNOLR	111	0000	Branch LCR and Never to LR	0
FCBRALR	111	1111	Branch LCR and Always to LR	1

Ope-code	Op	Operation
JMPL	0001100	Jump and Link
JMPIL	0001101	Jump (Immediate) and Link

Category

Integer

Instruction Format (Jmp instruction (R-R))

		-		op		GRi		-		GRj																					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

LJ

Instruction Format (Jmp instruction (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-				op				GRi				d12																	

LI

Assembler Syntax

JMPL	@(GRi,GRj)	(In case LI=0)
CALLL	@(GRi,GRj)	(In case LI=1)
JMPI	@(GRi,d12)	(In case LI=0)
CALLIL	@(GRi,d12)	(In case LI=1)

Description

The JMPL instructions execute the unconditional branch to the branch target address given by “GRi+GRj” (Immediate: “GRi+sign_ext(d12)”).

When the LI field is '1', the JMPL (CALLL or CALLIL) instruction writes the PC value of the first instruction of next VLIW instruction to LR. When the LI field is '0', it does not write the value to the LR.

Even if the branch target address is not aligned on word boundary, the `mem_address_not_aligned` exception doesn't occur. In this case, the low-order bits below the word boundary in the branch target address are "0".

Registers altered (except destination register)

LR

Occurrence Exceptions

register exception (unimplement exception)

Detected Exceptions

none

1.5.8. Return from Trap

Ope-code	op	Operation
RETT	0000101	Return from Trap

Category

Privileged Control

Instruction Format (Return from Trap instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-		d																								

Assembler Syntax

RETT #d

Description

The RETT instruction is used for returning from a trap handler.

When an exception does not occur and the d field is 0 in the normal running mode, the RETT instruction

- 1) executes unconditional control transfer to the target address in PCSR register.
- 2) restores the S field of PSR from the PS field of PSR.
- 3) sets the ET field of PSR to '1'

When the d field is 1, the RETT instruction

- 1) executes unconditional control transfer to the target address, which is calculated by lower 2 bits of BPCSR register defined to 0.
- 2) restores the S field of PSR from the BS field of BPSR.
- 3) restores the ET field of PSR from the BET field of BPSR.
- 4) Transfers the processor mode to normal running mode from debug running mode.

The following exception may occur when a RETT instruction executed

The privileged_instruction exception occurs when the trap is permitted (PSR.ET=1) and the processor executes in the user-mode (PSR.S=0).

It transits in the HALT mode when the trap is permitted (PSR.ET=1) and the processor executes in super-visor mode (PSR.S=1).

It transits in the HALT mode when the trap is inhibit (PSR.ET=0) and the processor executes in the usr-mode (PSR.S=0).

Registers altered (except destination register)

PSR

Occurrence Exceptions

privileged_instruction

Detected Exceptions

none

1.5.9. Integer Conditional Trap

Ope-code	op	Ope	Operation
Ticc	0000100	00	Integer Conditional Trap
Tlicc	0011100	-	Integer Conditional Trap (Immediate)

Category

Control

Instruction Format (Trap instruction (R-R))

	#cond	ICCi	op	GRI	-	ope	GRj
--	-------	------	----	-----	---	-----	-----

Instruction Format (Trap instruction (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
#cond		ICCi		op				GRi				#s12																			

Assembler Syntax

Tic	ICci, GRi, GRj
TEQ	: Z==1
TNE	: Z==0
TLE	: (Z or (N xor V))==1
TGT	: (Z or (N xor V))==0
TLT	: (N xor V)=1
TGE	: (N xor V)=0
TLS	: (C or Z)=1
THI	: (C or Z)=0
TC	: C==1
TNC	: C==0
TN	: N==1
TP	: N==0
TV	: V==1
TNV	: V==0
TNO	
TRA	GRi, GRj

Tlcc ICCi, GRi, #s12
TIEQ : Z==1
TINE : Z==0
TILE : (Z or (N xor V))==1
TIGT : (Z or (N xor V))==0
TILT : (N xor V)==1
TIGE : (N xor V)==0
TILS : (C or Z)==1
TIHI : (C or Z)==0
TIC : C==1
TINC : C==0
TIN : N==1
TIP : N==0
TIV : V==1
TINV : V==0
TINO
TIRA GRi, #s12

Description

The integer conditional trap instruction evaluates the #cond field of ICCi. When the evaluation is true and the higher priority trap or interrupt requests are not deferred, the trap_instruction is generated. When the evaluation is false, it behaves like a NOP operation.

When the trap_instruction is generated, the tt field of the trap base register (TBR) is written with 128 plus the least significant seven bits of “GRi+GRj” (immediate instruction: “GRi + sign_ext (#s12)”) (sign_ext (X): X extended with a sign).

If the break interrupt or the program interrupt occurs in the previous instruction in a same VLIW instruction, this instruction is not executed and software interrupt is not initiated. The multiple trap instructions are not put in a same VLIW instruction.

The test condition of ICC shown by the content of the #cond field and ICCi is as follows.

Registers altered (except destination register)

none

Occurrence Exceptions

trap_instruction

Detected Exceptions

none

Table 8 Pseudo opcode

Pseudo opcode	#cond	Operation	ICC test
TEQ	0100	Trap Equal	Z
TNE	1100	Trap Not Equal	Not Z
TLE	0111	Trap Less or Equal	Z or (N xor V)
TGT	1111	Trap Greater	Not (Z or (N xor V))
TLT	0011	Trap Less	N xor V
TGE	1011	Trap Greater or Equal	Not (N xor V)
TLS	0101	Trap Less or Equal Unsigned	C or Z
THI	1101	Trap Greater Unsigned	Not (C or Z)
TC	0001	Trap Carry Set	C
TNC	1001	Trap Carry Clear	Not C
TN	0110	Trap Negative	N
TP	1110	Trap Positive	Not N
TV	0010	Trap Overflow Set	V
TNV	1010	Trap Overflow Clear	Not V
TNO	0000	Trap Never	0
TRA	1000	Trap Always	1
TIEQ	0100	Trap Immediate Equal	Z
TINE	1100	Trap Immediate Not Equal	Not Z
TILE	0111	Trap Immediate Less or Equal	Z or (N xor V)
TIGT	1111	Trap Immediate Greater	Not (Z or (N xor V))
TILT	0011	Trap Immediate Less	N xor V
TIGE	1011	Trap Immediate Greater or Equal	Not (N xor V)
TILS	0101	Trap Immediate Less or Equal Unsigned	C or Z
TIHI	1101	Trap Immediate Greater Unsigned	Not (C or Z)
TIC	0001	Trap Immediate Carry Set	C
TINC	1001	Trap Immediate Carry Clear	Not C
TIN	0110	Trap Immediate Negative	N
TIP	1110	Trap Immediate Positive	Not N
TIV	0010	Trap Immediate Overflow Set	V
TINV	1010	Trap Immediate Overflow Clear	Not V
TINO	0000	Trap Immediate Never	0
TIRA	1000	Trap Immediate Always	1

1.5.10. Floating-point / media Conditional Trap

Ope-code	op	ope	Operation
FTfcc	0000100	01	Floating-point/Media Conditional Trap
FTIfcc	0011101	-	Floating-point/Media Conditional Trap (Immediate)

Category

Control

Instruction Format (Conditional instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	#cond	FCCi		op																											

Instruction Format (Conditional instruction (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	#cond	FCCi		op																											

Assembler Syntax

FTfcc FCCi, GRi, GRj

FTNE : (L or G or U)==1

FTEQ : E==1

FTLG : (L or G)==1

FTUE : (E or U) ==1

FTUL : (L or U) ==1

FTGE : (E or G) ==1

FTLT : L==1

FTUGE : (E or G or U) ==1

FTUG : (G or U)==1

FTLE : (E or L) ==1

FTGT : G==1

FTULE : (E or L or U) ==1

FTU : U==1

FTO : (E or L or G) ==1

FTNO

FTRA GRi, GRj

FTIfcc FCCi, GRi, #s12
FTINE : (L or G or U)==1
FTIEQ : E==1
FTILG : (L or G)==1
FTIUE : (E or U)==1
FTIUL : (L or U)==1
FTIGE : (E or G)==1
FTILT : L==1
FTIUGE : (E or G or U)==1
FTIUG : (G or U)==1
FTILE : (E or L)==1
FTIGT : G==1
FTIULE : (E or L or U)==1
FTIU : U==1
FTIO : (E or L or G)==1
FTINO
FTIRA GRi, #s12

Description

The floating-point / media conditional trap instruction evaluates the #cond field of FCCi. When the evaluation is true and the higher priority trap or interrupt requests are not deferred, the trap_instruction is generated. When the evaluation is false, it behaves like a NOP operation. When the trap_instruction is generated, the tt field of the trap base register (TBR) is written with 128 plus the least significant seven bits of “GRi+GRj” (immediate instruction: “GRi + sign_ext (#s12)”) (sign_ext (X): X extended with a sign).

If the break interrupt or the program interrupt occurs in the previous instruction in a same VLIW instruction, this instruction is not executed and software interrupt is not initiated. The multiple trap instructions are not put in a same VLIW instruction.

The test condition of FCC shown by the content of the #cond field and the FCC is as follows.

Registers altered (except destination register)

none

Occurrence Exceptions

fp_disabled
trap_instruction

Detected Exceptions

none

Table 9 Pseudo opcode

Pseudo opcode	#cond	Operation	FCC test
FTNE	0111	Trap Not Equal	L or G or U
FTEQ	1000	Trap Equal	E
FTLG	0110	Trap Less or Greater	L or G
FTUE	1001	Trap Unordered or Equal	E or U
FTUL	0101	Trap Unordered or Less	L or U
FTGE	1010	Trap Greater or Equal	E or G
FTLT	0100	Trap Less	L
FTUGE	1011	Trap Unordered or Greater or Equal	E or G or U
FTUG	0011	Trap Unordered or Greater	G or U
FTLE	1100	Trap Less or Equal	E or L
FTGT	0010	Trap Greater	G
FTULE	1101	Trap Unordered or Less or Equal	E or L or U
FTU	0001	Trap Unordered	U
FTO	1110	Trap Ordered	E or L or G
FTNO	0000	Trap Never	0
FTRA	1111	Trap Always	1
FTINE	0111	Trap Immediate Not Equal	L or G or U
FTIEQ	1000	Trap Immediate Equal	E
FTILG	0110	Trap Immediate Less or Greater	L or G
FTIUE	1001	Trap Immediate Unordered or Equal	E or U
FTIUL	0101	Trap Immediate Unordered or Less	L or U
FTIGE	1010	Trap Immediate Greater or Equal	E or G
FTILT	0100	Trap Immediate Less	L
FTIUGE	1011	Trap Immediate Unordered or Greater or Equal	E or G or U
FTIUG	0011	Trap Immediate Unordered or Greater	G or U
FTILE	1100	Trap Immediate Less or Equal	E or L
FTIGT	0010	Trap Immediate Greater	G
FTIULE	1101	Trap Immediate Unordered or Less or Equal	E or L or U
FTIU	0001	Trap Immediate Unordered	U
FTIO	1110	Trap Immediate Ordered	E or L or G
FTINO	0000	Trap Immediate Never	0
FTIRA	1111	Trap Immediate Always	1

1.5.11. Break

Ope-code	op	ope	Operation
Break	0000100	11	Break Trap

Category

Control

Instruction Format (Trap instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-					op					-						-			ope						-	

Assembler Syntax

BREAK

Description

The break interrupt occurs in the break instruction.

When the break interrupt is detected, the tt field of the trap base register (TBR) is set to 255.

.

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

1.5.12. Media Trap

Ope-code	op	ope	Operation
Mtrap	0000100	10	Media Trap

Category

Control

Instruction Format (Trap instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-					op					-						-			ope						-	

Assembler Syntax

MTRAP

Description

The media trap instruction tests the msr.mtt and the msr.ov, and finds out whether the msr.mtt and the msr.ov are true or false.

When the result is true, i.e. the exception factors are held by the msr, the media_exception is generated. When the result is false, the media_exception is not generated and it behaves like a nop operation.

Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled
mp_exception

Detected Exceptions

none

1.6. Constant Setting Instructions

1.6.1. Set

Ope-code	op	Operation
SETLO	0111101	Set Low-Order unsigned 16 bits
SETHI	0111110	Set High-Order 16 bits
SETLOS	0111111	Set Low-Order Signed 16 bits

Category

Integer

Instruction Format (INT,Logic,Shift Operation (R-R))

[illegible]

Assembler Syntax

SETHI	#i16, GRk
SETLO	#u16, GRk
SETLOS	#s16, GRk

Description

The SETHI instruction replaces the high-order 16 bits of the GRk with #s16. The SETLO instruction replaces the low-order 16 bits of the GRk with #s16. The SETLOS instruction sets sign extended #s16 data into the GRk.

Operation example

SETHI #0x1234,GRk

#s16	0x1234
------	--------

GRk	start	0xFFFFFFFF
	completed	0x1234FFFF

SETLO #0x8888,GRk

#s16	0x8888
------	--------

GRk	start	0x11112222
	completed	0x11118888

SETLOS #0x89AB,GRk

#s16		0x89AB
GRk	start	0x11112222
	completed	0xFFFF89AB

Registers altered (except destination register)

none

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

none

1.7. Scan instruction

1.7.1. Scan

Ope-code	Op	Operation
SCAN	0001011	SCAN
SCANI	1000111	SCAN (Immediate)

Category

Integer

Instruction Format (INT, Logic, Shift Operation (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	GRk					op					GRi					-					GRj										

Instruction Format (INT, Logic, Shift Operation (R-simm))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GRk				op				GRi				#s12																			

Assembler Syntax


SCAN GRi, GRj, GRk
 SCANI GRi, #s12, GRk

Description

The SCAN instruction shifts the value of GRj (immediate instruction : sign_ext (#s12)) to the right by 1 bit and extends with a sign, and executes XOR calculating on the value of GRi and the shifted-extended value of GRj, and writes the position of the highest-order bit of "1" in GRk as a result. So when the MSB of the result of XOR calculating is "1", the result is 0. When the LSB is "1" and the others bits are "0", the result is 31. When all of the bits as the result of XOR calculating are "0", the result of SCAN instruction is 0.

Operation example

SCAN GRi,GRj,GRk



Registers altered (except destination register)

none

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

none

1.8. Condition Code Operating Instructions

1.8.1. Check for Integer Condition Code

Ope-code	op	Operation
CKicc	0001000	Check for Integer Condition code

Category

Branch

Instruction Format (Checking Instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		#cond	CCx-4				op																								ICCi	

Assembler Syntax

CKicc ICCi, CCx (x = 4-7)

CKEQ : Z==1
CKNE : Z==0
CKLE : (Z or (N xor V))==1
CKGT : (Z or (N xor V))==0
CKLT : (N xor V)==1
CKGE : (N xor V)==0
CKLS : (C or Z)==1
CKHI : (C or Z)==0
CKC : C==1
CKNC : C==0
CKN : N==1
CKP : N==0
CKV : V==1
CKNV : V==0

CKNO CCx (x = 4-7)

CKRA CCx (x = 4-7)

Description

The CKicc instruction tests ICCi according to the contents of #cond field, shown by Table 10. The result of test is written into the condition code register for conditional instruction CCx, shown by Table 11.

Table 10 #cond field and Pseudo opcode

Pseudo opcode	#cond	Operation	ICC test
CKEQ	0100	Check Equal	Z
CKNE	1100	Check Not Equal	Not Z
CKLE	0111	Check Less or Equal	Z or (N xor V)
CKGT	1111	Check Greater	Not (Z or (N xor V))
CKLT	0011	Check Less	N xor V
CKGE	1011	Check Greater or Equal	Not (N xor V)
CKLS	0101	Check Less or Equal Unsigned	C or Z
CKHI	1101	Check Greater Unsigned	Not (C or Z)
CKC	0001	Check Carry Set	C
CKNC	1001	Check Carry Clear	Not C
CKN	0110	Check Negative	N
CKP	1110	Check Positive	Not N
CKV	0010	Check Overflow Set	V
CKNV	1010	Check Overflow Clear	Not V
CKNO	0000	Check Never	0
CKRA	1000	Check Always	1

Table 11 Result of ICC test and Value of CCCR(CCx)

Result of test	value of cccr
false	10
true	11

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

1.8.2. Check for Floating-point/Media Condition Code

Ope-code	op	Operation
FCKfcc	0001001	Check for Floating-point/Media Conditional code

Category

Branch

Instruction Format (Checking Instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		#cond	CCx	op				-														FCC									

Assembler Syntax

FCKfcc FCCi, CCx (x = 0-3)

FCKNE : (L or G or U) ==1

FCKEQ : E==1

FCKLG : (L or G)==1

FCKUE : (E or U)==1

FCKUL : (L or U)==1

FCKGE : (E or G)==1

FCKLT : L==1

FCKUGE : (E or G or U) ==1

FCKUG : (G or U)==1

FCKLE : (E or L)==1

FCKGT : G==1

FCKULE : (E or L or U) ==1

FCKU : U==1

FCKO : (E or L or G) ==1

FCKNO CCx (x = 0-3)

FCKRA CCx (x = 0-3)

Description

Check for floating-point/media condition code instruction tests FCCi according to contents of #cond field shown by Table 12 . The result of test is written into the condition code register for conditional instruction CCx shown by Table 13.

Table 12 #cond field and Pseudo opcode

Pseudo opcode	#cond	Operation	FCC test
FCKNE	0111	Check Not Equal	L or G or U
FCKEQ	1000	Check Equal	E
FCKLG	0110	Check Less or Greater	L or G
FCKUE	1001	Check Unordered or Equal	E or U
FCKUL	0101	Check Unordered or Less	L or U
FCKGE	1010	Check Greater or Equal	E or G
FCKLT	0100	Check Less	L
FCKUGE	1011	Check Unordered or Greater or Equal	E or G or U
FCKUG	0011	Check Unordered or Greater	G or U
FCKLE	1100	Check Less or Equal	E or L
FCKGT	0010	Check Greater	G
FCKULE	1101	Check Unordered or Less or Equal	E or L or U
FCKU	0001	Check Unordered	U
FCKO	1110	Check Ordered	E or L or G
FCKNO	0000	Check Never	0
FCKRA	1111	Check Always	1

Table 13 Result of FCC test and value of CCCR(CCx)

Result of test	value of ccr
false	10
true	11

Registers altered (except destination register)

none

Occurrence Exceptions

fp_disabled

Detected Exceptions

none

1.8.3. Condition Code Logical Operations

Ope-code	op	ope	Operation
ANDCR	0001010	001000	AND CR
ORCR	0001010	001001	OR CR
XORCR	0001010	001010	XOR CR
NOTCR	0001010	001011	NOT CR
NANDCR	0001010	001100	NAND CR
NORCR	0001010	001101	NOR CR
ANDNCR	0001010	010000	NOT-AND CR
ORNCR	0001010	010001	NOT-OR CR
NANDNCR	0001010	010100	NOT-NAND CR
NORNCR	0001010	010101	NOT-NOR CR

Category

Branch

Instruction Format (Condition code logic instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-		CCz			op			-		CCx			ope			-		CCy											

Instruction Format (Condition code not instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-		CCz			op			-				ope			-		CCy												

Assembler Syntax

ANDCR CCx, CCy, CCz
ORCR CCx, CCy, CCz
XORCR CCx, CCy, CCz
NOTCR CCy, CCz
NANDCR CCx, CCy, CCz
NORCR CCx, CCy, CCz
ANDNCR CCx, CCy, CCz
ORNCR CCx, CCy, CCz
NANDNCR CCx, CCy, CCz
NORNCR CCx, CCy, CCz

Description

Condition code logic instruction execute following logical operation between condition code for conditional instruction register specified by CCx and condition code for conditional instruction register specified by CCy. Condition code logic instruction deals with three kinds of values: true, false and undefined.

ANDCR is specified by Table 15.

ORCR is specified by Table 16

XORCR is specified by Table 17

NANDCR is specified by Table 18

NORCR is specified by Table 19.

ANDNCR is specified by Table 20

ORNCR is specified by Table 21

NANDNCR is specified by Table 22

NORNCR is specified by Table 23

The result of operation is written into condition code field specified by CCz.

NOTCR instruction is specified by Table 24 and executes not-operation. The result of operation is written into condition field specified by CCz.

Pay attention that the result will change when CCx is exchanged for CCy in ANDCR, NANDCR, ANDNCR, ORNCR, NANDNCR and NORNCR.

(Table 14 shows relation between values of CCCR and “true/false/undefined” in Table 15-Table 24.)

Table 14 Values of CCCR(CCx, CCy and CCz)

	mean
00	Undefined
01	Undefined
10	False
11	True

Table 15 ANDCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	true	false	undefined
<i>false</i>	undefined	undefined	undefined
<i>undefined</i>	undefined	undefined	undefined

Table 16 ORCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	true	true	true
<i>false</i>	true	false	false
<i>undefined</i>	true	false	undefined

Table 17 XORCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	false	true	true
<i>false</i>	true	false	undefined
<i>undefined</i>	undefined	undefined	undefined

Table 18 NANDCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	false	true	undefined
<i>false</i>	undefined	undefined	undefined
<i>undefined</i>	undefined	undefined	undefined

Table 19 NORCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	false	false	false
<i>false</i>	false	true	true
<i>undefined</i>	false	true	undefined

Table 20 ANDNCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	undefined	undefined	undefined
<i>false</i>	true	false	undefined
<i>undefined</i>	undefined	undefined	undefined

Table 21 ORNCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	true	false	false
<i>false</i>	true	true	true
<i>undefined</i>	true	false	undefined

Table 22 NANDNCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	undefined	undefined	undefined
<i>false</i>	false	true	undefined
<i>undefined</i>	undefined	undefined	undefined

Table 23 NORNCR

CCx \ CCy	<i>true</i>	<i>false</i>	<i>undefined</i>
<i>true</i>	false	true	true
<i>false</i>	false	false	false
<i>undefined</i>	false	true	undefined

Table 24 NOTCR

CCy	
<i>true</i>	false
<i>false</i>	true
<i>undefined</i>	undefined

Registers altered (except destination register)

CCCR

Occurrence Exceptions

none

Detected Exceptions

none

1.9. Special Operation Instructions

1.9.1. Instruction Cache Invalidate

Op-code	op	ope	Operation
ICI	0000011	111000	Instruction Cache Invalidate

Category

Control

Instruction Format (Cache invalidate instruction (R-R))

	-	op	G _{Ri}	ope	G _{Rj}
--	---	----	-----------------	-----	-----------------

Assembler Syntax

ICI @ (GRi, GRj)

Description

Instruction Cache Invalidate instruction calculates “GRi+GRj” as an effective address and invalidates a block of instruction cache, which contains byte data specified by the effective address, if the block is in the instruction cache.

This instruction invalidates the instruction cache regardless of the cache enable bit (HSR0.ICE).

Registers altered (except destination register)

none

Occurrence Exceptions

```
instruction_access_error
register_exception(unimplement_exception)
```

Detected Exceptions

none

1.9.2. Data Cache Invalidate

Op-code	op	ope	Operation
DCI	0000011	111100	Data Cache Invalidate

Category

Control

Instruction Format (Cache invalidate instruction (R-R))

		-	op	G _{Ri}	ope	G _{Rj}
--	--	---	----	-----------------	-----	-----------------

Assembler Syntax

DCI @ (GRi, GRj)

Description

Data Cache Invalidate instruction calculate “GRi+GRj” as an effective address and invalidates a block of data cache, which contains byte data specified by the effective address, if the block is in the data cache.

The block is invalidated even if the block in the data cache is the latest one.

This instruction invalidates the data cache regardless of the write-back/write-through mode (HSR0.CBM) and the state of the cache enable bit (HSR0.DCE).

Registers altered (except destination register)

none

Occurrence Exceptions

data access error

```
register_exception(unimplement_exception)
```

Detected Exceptions

none

Category

Instruction Format (Cache invalidate instruction (R-R))

Assembler Syntax

Description

This instruction invalidates the data cache regardless of the write-back/write-through mode (HSR0.CBM) and the state of the cache enable bit (HSR0.DCE).

none

```
data_access_error
register_exception (unimplement_exception)
```

none

1.9.4. Instruction Cache Entry Invalidate Instruction

Ope code	op	ope	Operation
ICEI	0000011	111001	Instruction Cache Entry Invalidate

Category

Control

Instruction format (Instruction cache invalidate instruction (R – R))

	-	a	op	GRi	ope	GRj
--	---	---	----	-----	-----	-----

Assembler description

ICEI @ (GRi, GRj),a

Description

When a block containing byte data pointed to by the entry calculated using “GRI+GRj” exists in the instruction cache, the instruction cache invalidate instruction invalidates that block. When bit “a” is 1, all entries in the instruction cache are invalidated. This instruction invalidates the cache independently of the cache validate bit (HSR0.ICE). This instruction is optional so it is not necessarily implemented.

Registers altered (except destination register)

None

Occurrence Exceptions

```
instruction_access_exception
instruction_access_MMU_miss
instruction_access_error
register_exception(unimplement exception)
```

Detected Exceptions

None

1.9.8. Data Cache Pre-Load

Ope-code	op	ope	Operation
DCPL	0000011	110100	Data Cache Pre-Load

Category

Control

Instruction Format (Data Cache Pre-Load Instruction(R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-						op				GRi				ope				GRj											
						#lock																									

Assembler Syntax

DCPL GRi, GRj, #lock

Description

The Data Cache Pre-Load Instruction pre-loads the data of the number of bytes which GRj shows from the address area specified by GRi to the data cache. When GRj is 0, the instruction pre-loads one block size of data which contains effective address shown by GRi.

If lock bit is 1 and data cache has lock mechanism, the instruction locks the pre-loaded data.

When the data cache for storage is already in the state of the lock, the instruction operates as NOP.

If data cache is disabled (HSR0.DCE=0), the instruction operates as NOP.

When the data_access_exception, data_access_MMU_miss, data_access_error is detected, the instruction operates as NOP and exception does not occur.

Programming Notes

In using this instruction, processor can lock instruction cache every block. But lock mechanism of the data cache in an actual implementation often becomes the unit of way. Therefore it is effective to pre-load and to lock the capacity corresponding of each way of the data cache.

Registers altered (except destination register)

none

Occurrence Exceptions

register_exception

Detected Exceptions

none

Category

Instruction Format (Instruction Cache UnLock Instruction (R-R))

Assembler Syntax

Description

When the instruction_access_exception, instruction_access_MMU_miss, instruction_access_error is detected, the instruction operates as NOP and exception does not occur.

none

register_exception

none

1.9.10. Data Cache UnLock

Op-code	op	ope	Operation
DCUL	0000011	110101	Data Cache UnLock

Category

Control

Instruction Format (Data Cache UnLock Instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-						op								GRi						ope						-			

Assembler Syntax

DCUL GRi

Description

The Data Cache UnLock Instruction unlocks data cache, which contain byte data specified by the effective address in GRi.

The unit of unlocking (All or way or block) depends on implementation.

If data cache is disabled (HSR0.DCE=0), the instruction operates as NOP.

When the `data_access_exception`, `data_access_MMU_miss`, `data_access_error`, is detected, the instruction operates as NOP and exception does not occur.

Registers altered (except destination register)

none

Occurrence Exceptions

register_exception

Detected Exceptions

none

1.9.11. Barrier

Ope-code	op	ope	Operation
BAR	0000011	111110	Barrier

Category

Control

Instruction Format (Barrier Instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-					op					-								ope						-		

Assembler Syntax

BAR

Description

The Barrier Instruction waits for the completion of the integer instructions, load/store instructions, floating-point instructions, and media instructions executed by processor before this instruction.

If co-processor is synchronized mode (PSR.ECS=1), the instruction waits for the completion of the instruction executed by co-processor, too.

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

1.9.12. Memory Barrier

Ope-code	op	ope	Operation
MEMBAR	0000011	111111	Memory Barrier

Category

Control

Instruction Format (Memory Barrier Instruction (R-R))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-					op					-									ope					-		

Assembler Syntax

MEMBAR

Description

The Memory Barrier Instruction waits for the completion of the load/store instructions, issued load/store instructions executed by processor before this instruction.

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

0b000011 : Implicit SAT entry for FFxxxxxx is hit
0b001110 : the cause of “MMU multiple-hit exception” is detected
(but not reported)
*only possible when #E is 1
0b001111 : the cause of “TLB miss exception”(#D=0) or “MMU miss
exception”(#D=1) in STW mode or Address translation in HTW
mode are detected (but not reported/translated)
*only possible when #E is 1

bit3 : If “RA” is successfully generated :
“1” indicates the area is supervisor protected
“0” indicates the area is not supervisor protected
“0” is set if “RA” is not generated

bit2 : If “RA” is successfully generated :
“1” indicates the area is not cacheable
“0” indicates the area is cacheable
“0” is set if “RA” is not generated

bit0 : “1” indicates “RA” is successfully generated
“0” indicates “RA” is not successfully generated

else : Values to be set are “M-D”

HSR0.EDAT is ignored during the execution of this instruction.
GRk is not modified if the exception is reported.

If this instruction is executed in MMU off mode, #E is assumed to be 1 regardless of the setting.
If this instruction is executed in Compatible SAT mode, 0x00000000 is stored in GRk
regardless of #E/#D/#S, and has no side effect.
It will be “U-P” if state has changed from compatible SAT mode into MMU off mode without
TLB/IAMR initialization.

Registers altered (except destination register)

Occurrence Exceptions

register_exception
privileged_exception
MMU_multiplehit_exception
TLB_miss_exception (STW mode)
MMU_miss_exception (STW mode)
DAT_translation_exception (HTW mode)

Detected Exceptions

1.9.14. Load Real Address of Data (This instruction is available for MB93451.)

Op-code	Op	ope	Operation
LRAD	0000011	100001	Load Real Address of Data

Category

Control

Instruction Format (Load Real Address of Instruction (R-R))

[illegible]

Assembler Syntax

LRAD GRi, GRk, #E, #D, #S

Description

LRAD instruction takes GRj as “VA” for searching DAMR/TLB and Implicit SAT entries to generate corresponding “RA” which is then returned in GRk.

DAT mode is applied for the searching.

If an entry is found in DAMR/TLB or in Implicit SAT entries and corresponding “RA” is successfully generated, high order 18bits of “RA” and 14bits status code are stored in GRk.

If DAMR/TLB and Implicit SAT entries are missed in search, “TLB miss exception” is reported when #D=0 or “MMU miss exception” is reported when #D=1 in STW(Software Table Walk) mode. Address translation and re-searching is performed by hardware in HTW(Hardware Table Walk) mode.

If #E is set (to 1), above actions (exception report or hardware translation) are suppressed and instead all-0 in high order 18bits and 14bits status code are stored in GRk.

#D/#S can be set (to 1) to suppress DAT/SAT entry search, respectively. If #D or #S is set then corresponding report of “MMU multiple_hit exception” is also suppressed. If both #D and #S are set then 0x00000000 is stored in GRk and there’s no other side effect.

In the below, the detail of the output format in GRk is explained:

High order 18bits of GRk is set by high order 18bits of “RA” if its successfully generated, or is set by all-0 if its failed

Low order 14bits of GRk is not a part of “RA” but is the code in following format :

bit10 :	“1” indicates there was a hit in DAMR
	“0” indicates there was no hit in DAMR
bit9-4 :	If DAMR is hit, the DAMR number is set (0-63)
	If DAMR is missed, following code is set :
	0b000000 : all factors below was not detected
	0b000001 : TLB is hit
	0b000010 : Implicit SAT entry for FExxxxxx is hit

0b000011 : Implicit SAT entry for FFxxxxxx is hit
0b001110 : the cause of “MMU multiple-hit exception” is detected.
(but not reported)
*only possible when #E is 1
0b001111 : the cause of “TLB miss exception”(#D=0) or “MMU miss
exception”(#D=1) in STW mode or Address translation in HTW
mode are detected (but not reported/translated)
*only possible when #E is 1

bit3 : If “RA” is successfully generated :
“1” indicates the area is supervisor protected
“0” indicates the area is not supervisor protected
“0” is set if “RA” is not generated

bit2 : If “RA” is successfully generated :
“1” indicates the area is not cacheable
“0” indicates the area is cacheable
“0” is set if “RA” is not generated

bit1 : If “RA” is successfully generated :
“1” indicates the area is write protected
“0” indicates the area is not write protected
“0” is set if “RA” is not generated

bit0 : “1” indicates “RA” is successfully generated
“0” indicates “RA” is not successfully generated

else : Values to be set is “M-D”

HSR0.EDAT is ignored during the execution of this instruction.
GRk is not modified if the exception is reported.

If this instruction is executed in MMU off mode, #E is assumed to be 1 regardless of the setting.
If this instruction is executed in Compatible SAT mode, 0x00000000 is stored in GRk
regardless of #E/#D/#S, and has no side effect.
It will be “U-P” if state has changed from compatible SAT mode into MMU off mode without
TLB/DAMR initialization.

Registers altered (except destination register)

Occurrence Exceptions

register_exception
privileged_exception
MMU_multiplehit_exception
TLB_miss_exception (STW mode)
MMU_miss_exception (STW mode)
DAT_translation_exception (HTW mode)

Detected Exceptions

If TPR is not written into TLB, due for all entries locked when #L is 0, TPR are not modified except TPXR.E which is set to 1.

- * If multiple entries are hit on search, “MMU Multiple-hit exception” is reported and no TPR(including TPXR.E) are modified.

- * NG(Non Global-share)-bit is referred but D(DAT entry)-bit is not referred.

- * “VA” (GRi+GRj) should be corresponding to TPLR.VPFN otherwise it is “U-P”

- * If TLB is not mounted, it is treated as NOP

#opx=011:

The content of TPR is written into the entry specified by “VA” (GRi+GRj) and the Way number (TPXR.WAY), regardless of #L.

0 is always set to TPXR.E and no other TPR is modified.

- * “VA” is used only to specify the line of TLB

- * “VA” (GRi+GRj) should be corresponding to TPLR.VPFN otherwise is “U-P”

- * If TLB is not mounted, it is treated as NOP

- * Hereinafter “the deletion of entry” means to make V(Valid)-bit of corresponding entry to 0.

- * It is “M-D” whether TPXR.E is modified for #opx=100-111.

#opx=100:

TLB is searched by “VA” (GRi+GRj) and Context number (TPLR.CXN), and all the hit-entries are deleted.

But the global entries (NG(Non-global)-bit is 0) are not deleted.

And if #L is 0, the locked entries (L(Lock)-bit set) are not deleted.

- * D(DAT entry)-bit is not referred.

- * “MMU Multiple-hit exceptions” is not reported

- * If TLB is not mounted, it is treated as NOP

#opx=101:

Regarding the line specified by “VA” (GRi+GRj) of TLB, all the entries matched with Context number (TPLR.CXN) are deleted.

All the entries matched with Context number (TPLR.CXN) of IAMR/DAMR are deleted at the same time.

But the global entries (NG(Non-global)-bit is 0) are not deleted.

And if #L is 0, the locked entries (L(Lock)-bit set) are not deleted.

- * “MMU Multiple-hit exceptions” is not reported

- * If TLB is not mounted, it is treated as NOP

#opx=110:

Regarding the line specified by “VA” (GRi+GRj) of TLB, all the entries are deleted.

But if #L is 0, the locked entries (L(Lock)-bit is set) are not deleted.

- * “MMU Multiple-hit exceptions” is not reported

- * If TLB is not mounted, it is treated as NOP

#opx=111:

All the entries of IAMR/DAMR are deleted.

But if #L is 0, the locked entries (L(Lock)-bit is set) are not deleted.

- * “MMU Multiple-hit exceptions” is not reported

- * If TLB is not mounted, it is treated as NOP

The value of HSR0.EXMMU/EIMMU/EDMMU are ignored when this instruction is performed.

Registers altered (except destination register)

TPR

Occurrence Exceptions

register_exception
privileged_instruction_exception
MMU_multiplehit_exception

Detected Exceptions

1.10. Media Instructions

1.10.1. Media Nop Instruction (M-Type Instruction)

Ope-code	op	ope	Operation
MNOP	1111011	111011	Media No Operation

Category

Media

Instruction Format (Media instruction (R-R))

[illegible]

Assembler Syntax

MNOP

Description

The MNOP instruction is a media type instruction. This instruction does nothing.

Registers altered (except destination register)

None

Occurrence Exceptions

mp_disabled

Detected Exceptions

None

1.10.3. Rotate

Ope-code	op	ope	Operation
MROTLI	1111011	000100	Rotate Left Immediate
MROTRI	1111011	000101	Rotate Right Immediate

Category

Media
Single word

Instruction Format (Media instruction (R-imm6))

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
FRk								op								FRi								ope								#s6							

Assembler Syntax

MROTLI	FRi, #s6, FRk
MROTRI	FRi, #s6, FRk

Description

The media rotate (Word) instruction rotates FR_i by the number specified by low-order five bits of #s6 and writes the results in the FR_k.
The MROTLI instruction rotates FR_i to the left.
The MROTRI instruction rotates FR_i to the right.
The processing exception detected by the instruction is initiated by executing MTRAP instruction.

Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

Registers altered (except destination register)

None

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

1.10.6. Shift (Halfword Dual)

Ope-code	op	ope	Operation
MSLLHI	1111011	001001	Dual Shift Left Logical Halfword (Immediate)
MSRLHI	1111011	001010	Dual Shift Right Logical Halfword (Immediate)
MSRAHI	1111011	001011	Dual Shift Right Arithmetic Logical Halfword (Immediate)

Category

Media

Instruction Format (Media instruction (R-R))

[illegible]

Assembler Syntax

MSLLHI	FRi, #s6, FRk
MSRLHI	FRi, #s6, FRk
MSRAHI	FRi, #s6, FRk

Description

The media shift instruction (Halfword Dual) shifts `FRihi` and `FRilo` by the number specified by the shift-count, and writes the result in the `FRkhi` and `FRklo`. The shift-count is specified by low-order four bits of `#s6`.

The MSLLHI instruction shifts FR_{hi} and FR_{lo} to the left by the value specified by the shift-count, replacing the vacated positions with zeros.

The MSRLHI instruction shifts FR_{hi} and FR_{lo} to the right by the value specified by the shift-count, replacing the vacated positions with zeros.

The MSRAHI instruction shifts FR_{hi} and FR_{lo} to the right by the value specified by the shift-count, replacing the vacated positions with highest bit of FR_{hi} and FR_{lo} . After that, this instruction rounds the result by the way specified by $MSR0$.

The processing exception detected by the instruction is initiated by executing MTRAP instruction.

(“FR_{ihi}” indicates the high-order 16 bits of FR_i and “FR_{ilo}” indicates the low-order 16 bits)

Registers altered (except destination register)

none

Occurrence Exceptions

mp disabled

Detected Exceptions

mp_exception (unimplement_exception)

1.10.8. Saturate (Halfword Dual)

Ope-code	op	ope	Operation
MSATHS	1111011	001100	Dual Saturation Halfword for Signed
MSATHU	1111011	001101	Dual Saturation Halfword for Unsigned

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRk																op				FRi				ope				FRj			

Assembler Syntax

MSATHS FRi, FRj, FRk
 MSATHU FRi, FRj, FRk

Description

The MSATHS instruction saturates 16-bit signed integer data of FR_{ihi} within the range indicated by FR_{jhi} and writes the result in FR_{khi} and saturates 16-bit signed integer data of FR_{ilo} within the range indicated by FR_{jlo} and writes the result in FR_{klo}.

The data of FR_i has two 16-bit signed integers. The data of FR_j should be positive maximum numbers which are under 0x7fff and they should be “2ⁿ-1” as well. The result is undefined when FR_j is not “2ⁿ-1”.

The MSATHU instruction saturates 16-bit unsigned integer data of FR_{ihi} within the range indicated by FR_{jhi} and writes the result in FR_{khi} and saturates 16-bit unsigned integer data of FR_{ilo} within the range indicated by FR_{jlo} and writes the result in FR_{klo}.


The data of FR_i has two 16-bit unsigned integers. The data of FR_j should be positive maximum numbers which are under 0xffff and they should be “2ⁿ-1” as well. The result is undefined when FR_j is not “2ⁿ-1”.

The processing exception detected by the instruction is initiated by executing MTRAP instruction.

(“FR_{ihi}” indicates the high-order 16 bits of FR_i and “FR_{ilo}” indicates the low-order 16 bits)

Operation example

MSATHS FRi, FRj, FRk



Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

1.10.9. Media Quad Saturation Operation (Halfword Quad) Instruction

Ope code	op	ope	Operation
MQSATHS	1111000	001111	Quad Saturation Halfword for Signed

Category

Media

Instruction format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		FRk				op				FRi				ope				FRj													

Assembler description

MQSATHS FRi,FRj,FRk

Description

The MQSATHS instruction performs signed saturating for FRihi in the range shown by FRjhi and then stores the result in FRkhi. Simultaneously, the instruction performs signed saturating for FRilo in the range shown by FRjlo and then stores the result in FRklo. Simultaneously, the instruction performs signed saturating for “FRi+1hi” in the range shown by “FRj+1hi” and then stores the result in “FRk+1hi”. Simultaneously, the instruction performs signed saturating for “FRi+1lo” in the range shown by “FRj+1lo” and then stores the result in “FRk+1lo”.

FRi data and “FRi+1” data are two pairs of signed integer halfwords. FRj data and “FRj+1” data are two pairs of maximum positive values below 0x7fff to be subjected to saturation, and must be “ $2^n - 1$ ”. When FRjhi, FRjlo, “FRj+1hi”, and “FRj+1lo” are not “ $2^n - 1$ ”, the result is undefined.

The register numbers of the FRi, FRj, and FRk registers must be set to even numbers previously by software; when they are set to an odd numbers, `mp_exception` (`register_not_aligned`) is detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp disabled

Detected Exceptions

mp exception (unimplement exception, register not aligned)

1.10.12. Add / Subtract with Saturation (Halfword Dual)

Ope-code	op	ope	Operation
MADDHSS	1111011	010000	Dual Add Signed Halfword with Saturation
MADDHUS	1111011	010001	Dual Add Unsigned Halfword with Saturation
MSUBHSS	1111011	010010	Dual Subtract Signed Halfword with Saturation
MSUBHUS	1111011	010011	Dual Subtract Unsigned Halfword with Saturation

Category

Media

Instruction Format (Media instruction)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	FRk	op	FRi	ope	FRj
--	-----	----	-----	-----	-----

Assembler Syntax

MADDHSS FRi, FRj, FRk
MADDHUS FRi, FRj, FRk
MSUBHSS FRi, FRj, FRk
MSUBHUS FRi, FRj, FRk

Description

The MADDHSS instruction calculates “FR_{ihi} + FR_{jhi}” and writes the result in FR_{khi} as 16-bit integer after signed saturation processing, and calculates “FR_{ilo} + FR_{jlo}” and writes the result in FR_{klo} as 16-bit integer after signed saturation processing. When the operation results overflow and the result is a positive number, the instruction writes positive, maximum number (0x7fff) in each halfword of FRk, or when the operation results overflow and the result is a negative number, the instruction writes negative, minimum number (0x8000) in each halfword of FRk.

The MADDHUS instruction calculates “FR_{ihi} + FR_{jhi}” and writes the result in FR_{khi} as 16-bit integer after unsigned saturation processing, and calculates “FR_{ilo} + FR_{jlo}” and writes the result in FR_{klo} as 16-bit integer after unsigned saturation processing. When the operation results overflow, the instruction writes positive, maximum number (0xffff) in each halfword of FRk.

The MSUBHSS instruction calculates “FR_{ihi} - FR_{jhi}” and writes the result in FR_{khi} as 16-bit integer after signed saturation processing, and calculates “FR_{ilo} - FR_{jlo}” and writes the result in FR_{klo} as 16-bit integer after signed saturation processing. When the operation results overflow and the result is positive number, the instruction writes positive, maximum number (0x7fff) in each halfword of FRk, or when the operation results overflow and the result is negative number, the instruction writes negative, minimum number (0x8000) in each halfword of FRk.


The MSUBHUS instruction calculates “FR_{ihi} - FR_{jhi}” and writes the result in FR_{khi} as 16-bit integer after unsigned saturation processing, and calculates “FR_{ilo} - FR_{jlo}” and writes the result in FR_{klo} as 16-bit integer after unsigned saturation processing. When the operation results overflow, the instruction writes minimum number (0) in each halfword of FRk.

When the result is overflow, “1” is set in the msr.ovf. The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.

(“FR_{ihi}” indicates the high-order 16 bits of FRi, and “FR_{ilo}” indicates the low-order 16 bits of FRi.)

Operation example

MSUBHUS FRi, FRj, FRk

**Registers altered (except destination register)**

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, overflow)

1.10.13. Multiply (Halfword Dual)

Ope-code	op	ope	Operation
MMULHS	1111011	010100	Dual Multiply Signed Halfword
MMULHU	1111011	010101	Dual Multiply Unsigned Halfword

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACck								op								FRi								ope				FRj			

Assembler Syntax

MMULHS FRi, FRj, ACCK

MMULHU FRi, FRj, ACCK

Description

The MMULHS instruction signed multiplies FRi_{hi} by FRj_{hi} and writes the result in the accumulator which concatenates ACCGk and ACCK as 40-bit integer, and signed multiplies FRi_{lo} by FRj_{lo} and writes the result in the accumulator which concatenates ACCGk+1 and ACCK+1 as 40-bit integer.

The MMULHU instruction unsigned multiplies FRi_{hi} by FRj_{hi} and writes the result in the accumulator which concatenates ACCGk and ACCK as 40-bit integer, and unsigned multiplies FRi_{lo} by FRj_{lo} and writes the result in the accumulator which concatenates ACCGk+1 and ACCK+1 as 40-bit integer.


It is necessary to set the accumulator number of ACCK as an even number with software. If the accumulator number of ACCK is an odd number, the mp_exception (acc_not_aligned) occurs.

The instruction can not change the value of msr.ovf. The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MMULHS FRi, FRj, ACCK



Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

1.10.14. Cross Multiply (Halfword Dual)

Ope-code	op	ope	Operation
MMULXHS	1111011	101000	Dual Cross Multiply Signed Halfword
MMULXHU	1111011	101001	Dual Cross Multiply Unsigned Halfword

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACck								op				FRi								ope				FRj							

Assembler Syntax

MMULXHS FRi, FRj, ACCK

MMULXHU FRi, FRj, ACCK

Description

The MMULXHS instruction signed multiplies FR_{ihi} by FR_{jlo} and writes the result in the accumulator which concatenates ACCG_k and ACCK as 40-bit integer, and signed multiplies FR_{ilo} by FR_{jhi} and writes the result in the accumulator which concatenates ACCG_{k+1} and ACCK+1 as 40-bit integer.

The MMULXHU instruction unsigned multiplies FR_{ihi} by FR_{jlo} and writes the result in the accumulator which concatenates ACCG_k and ACCK as 40-bit integer, and unsigned multiplies FR_{ilo} by FR_{jhi} and writes the result in the accumulator which concatenates ACCG_{k+1} and ACCK+1 as 40-bit integer.


It is necessary to set the accumulator number of ACCK as an even number with software. If the accumulator number of ACCK is an odd number, the mp_exception (acc_not_aligned) occurs.

The instruction can not change the value of msr.ovf. The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.

(“FR_{ihi}” indicates the high-order 16 bits of FRi, and “FR_{ilo}” indicates the low-order 16 bits of FRi.)

Operation example

MMULXHS FRi, FRj, ACCK



Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

1.10.15. Multiply and Accumulate (Halfword Dual)

Ope-code	op	ope	Operation
MMACHS	1111011	010110	Dual Multiply and Accumulate Signed Halfword
MMACHU	1111011	010111	Dual Multiply and Accumulate Unsigned Halfword

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
ACCK								op								FRi								ope								FRj							

Assembler Syntax

MMACHS FRi, FRj, ACCK

MMACHU FRi, FRj, ACCK

Description

The MMACHS instruction signed multiplies FRi_{hi} by FRj_{hi} and adds the result to the 40-bit accumulator which concatenates ACCG_k and ACCK, and signed multiplies FRi_{lo} by FRj_{lo} and adds the result to the 40-bit accumulator which concatenates ACCG_{k+1} and ACCK+1. When the result is overflow, the result is written in the accumulator after saturated to signed value and msr.ovf is set to 1.

The MMACHU instruction unsigned multiplies FRi_{hi} by FRj_{hi} and adds the result to the 40-bit accumulator which concatenates ACCG_k and ACCK, and unsigned multiplies FRi_{lo} by FRj_{lo} and adds the result to the 40-bit accumulator which concatenates ACCG_{k+1} and ACCK+1. When the result is overflow, the result is written in the accumulator after saturated to unsigned value and msr.ovf is set to 1.


It is necessary to set the accumulator number of ACCK as an even number with software. If the accumulator number of ACCK is an odd number, the mp_exception (acc_not_aligned) occurs.

When the result of addition cause the overflow, “1” is set in the msr.ovf. The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MMACHS FRi, FRj, ACCK

**Registers altered (except destination register)**

MSR

Occurrence Exceptions


mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

Operation example

MMRDHS FRi, FRj, ACCK

**Registers altered (except destination register)**

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

1.10.17. Add / Subtract with Saturation (Halfword Quad)

Ope-code	op	ope	Operation
MQADDHSS	1111011	011000	Quad Add Signed Halfword with Saturation
MQADDHUS	1111011	011001	Quad Add Unsigned Halfword with Saturation
MQSUBHSS	1111011	011010	Quad Subtract Signed Halfword with Saturation
MQSUBHUS	1111011	011011	Quad Subtract Unsigned Halfword with Saturation

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRk																op				FRi				ope				FRj			

Assembler Syntax

MQADDHSS FRi, FRj, FRk
MQADDHUS FRi, FRj, FRk
MQSUBHSS FRi, FRj, FRk
MQSUBHUS FRi, FRj, FRk

Description

The MQADDHSS instruction calculates “ $FRi_{hi} + FRj_{hi}$ ” and writes the result in FRk_{hi} as 16-bit integer after signed saturation processing, and calculates “ $FRi_{lo} + FRj_{lo}$ ” and writes the result in FRk_{lo} as 16-bit integer after signed saturation processing. When the operation results overflow and the result is positive number, the instruction writes positive, maximum number (0x7fff) in each halfword of FRk, or when the operation results overflow and the result is negative number, the instruction writes negative, minimum number (0x8000) in each halfword of FRk.

It also calculates “ $FRi+1_{hi} + FRj+1_{hi}$ ” and writes the result in $FRk+1_{hi}$ as 16-bit integer after signed saturation processing, and calculates “ $FRi+1_{lo} + FRj+1_{lo}$ ” and writes the result in $FRk+1_{lo}$ as 16-bits integer after signed saturation processing. When the operation results overflow and the result is positive number, the instruction writes positive, maximum number (0x7fff) in each halfword of $FRk+1$, or when the operation results overflow and the result is negative number, the instruction writes negative, minimum number (0x8000) in each halfword of $FRk+1$.

The MQADDHUS instruction calculates “ $FRi_{hi} + FRj_{hi}$ ” and writes the result in FRk_{hi} as 16-bit integer after unsigned saturation processing, and calculates “ $FRi_{lo} + FRj_{lo}$ ” and writes the result in FRk_{lo} as 16-bit integer after unsigned saturation processing. When the operation results overflow, the instruction writes positive, maximum number (0xffff) in each halfword of FRk.

It also calculates “ $FRi+1_{hi} + FRj+1_{hi}$ ” and writes the result in $FRk+1_{hi}$ as 16-bit integer after unsigned saturation processing, and calculates “ $FRi+1_{lo} + FRj+1_{lo}$ ” and writes the result in $FRk+1_{lo}$ as 16-bit integer after unsigned saturation processing. When the operation results overflow, the instruction writes positive, maximum number (0xffff) in each halfword of $FRk+1$.

The MQSUBHSS instruction calculates “ $FRi_{hi} - FRj_{hi}$ ” and writes the result in FRk_{hi} as 16-bit integer after signed saturation processing, and calculates “ $FRi_{lo} - FRj_{lo}$ ” and writes the result in FRk_{lo} as 16-bit integer after signed saturation processing. When the operation results overflow and the result is positive number, the instruction writes positive, maximum number (0x7fff) in

each halfword of FRk, or when the operation results overflow and the result is negative number, the instruction writes negative, minimum number (0x8000) in each halfword of FRk.

It also calculates “FRi+1_{hi} -FRj+1_{hi}” and writes the result in FRk+1_{hi} as 16-bit integer after signed saturation processing, and calculates “FRi+1_{lo} -FRj+1_{lo}” and writes the result in FRk+1_{lo} as 16-bit integer after signed saturation processing. When the operation results overflow and the result is positive number, the instruction writes positive, maximum number (0x7fff) in each halfword of FRk+1, or when the operation results overflow and the result is negative number, the instruction writes negative, minimum number (0x8000) in each halfword of FRk+1.

The MQSUBHUS instruction calculates “FRi_{hi} -FRj_{hi}” and writes the result in FRk_{hi} as 16-bit integer after unsigned saturation processing, and calculates “FRi_{lo} -FRj_{lo}” and writes the result in FRk_{lo} as 16-bit integer after unsigned saturation processing. When the operation results overflow and the result is a negative number, the instruction writes minimum number (0x0) in each halfword of FRk.

It also calculates “FRi+1_{hi} -FRj+1_{hi}” and writes the result in FRk+1_{hi} as 16-bit integer after unsigned saturation processing, and calculates “FRi+1_{lo} -FRj+1_{lo}” and writes the result in FRk+1_{lo} as 16-bit integer after unsigned saturation processing. when the operation results overflow and the result is a negative number, the instruction writes minimum number (0x0) in each halfword of FRk+1.


It is necessary to set the register number of FRi, FRj and FRk in an even number with software. If the register number of FRi, FRj or FRk is an odd number, the mp_exception (register_not_aligned) occur.

When the operation results overflow, the instruction writes the saturated number in each FRk or FRk+1 and “1” is set in the msr.ovf. The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MQADDSH FRi, FRj, FRk



Registers altered (except destination register)

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned, overflow)

1.10.18. Multiply (Halfword Quad)

Ope-code	op	ope	Operation
MQMULHS	1111011	011100	Quad Multiply Signed Halfword
MQMULHU	1111011	011101	Quad Multiply Unsigned Halfword

Category

Media

Instruction Format (Media accumulator instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
	ACCK								op								FRi								ope								FRj							

Assembler Syntax

MQMULHS FRi, FRj, ACCK

MQMULHU FRi, FRj, ACCK

Description

The MQMULHS instruction signed multiplies FRi_{hi} by FRj_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK, and signed multiplies FRi_{lo} by FRj_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk+1 and ACCK+1, and signed multiplies FRi+1_{hi} by FRj+1_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk+2 and ACCK+2, and signed multiplies FRi+1_{lo} by FRj+1_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk+3 and ACCK+3.

The MQMULHU instruction unsigned multiplies FRi_{hi} by FRj_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK, and unsigned multiplies FRi_{lo} by FRj_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk+1 and ACCK+1, and unsigned multiplies FRi+1_{hi} by FRj+1_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk+2 and ACCK+2, and unsigned multiplies FRi+1_{lo} by FRj+1_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk+3 and ACCK+3.

It is necessary to set the register number of FRi and FRj as an even number with software. If the register number of FRi or FRj is an odd number, the mp_exception (register_not_aligned) occurs.


It is necessary to set the accumulator number of ACCK as a multiple of four. If the accumulator number of ACCK is not a multiple of four, the mp_exception (acc_not_aligned) occurs.

The instructions can not change the value of msr.ovf.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MQMULHS FRi, FRj, ACCK

**Registers altered (except destination register)**

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned, acc_not_aligned)

1.10.19. Cross Multiply (Halfword Quad)

Ope-code	op	ope	Operation
MQMULXHS	1111011	101010	Quad Cross Multiply Signed Halfword
MQMULXHU	1111011	101011	Quad Cross Multiply Unsigned Halfword

Category

Media

Instruction Format (Media accumulator instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
ACck										op										FRi										ope										FRj									

Assembler Syntax

MQMULXHS FRi, FRj, ACCK
MQMULXHU FRi, FRj, ACCK

Description

The MQMULXHS instruction signed multiplies FRi_{hi} by FRj_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK, and signed multiplies FRi_{lo} by FRj_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk+1 and ACCK+1, and signed multiplies FRi+1_{hi} by FRj+1_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk+2 and ACCK+2, and signed multiplies FRi+1_{lo} by FRj+1_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk+3 and ACCK+3.

The MQMULXHU instruction unsigned multiplies FRi_{hi} by FRj_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK, and unsigned multiplies FRi_{lo} by FRj_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk+1 and ACCK+1, and unsigned multiplies FRi+1_{hi} by FRj+1_{lo} and writes the result in the 40-bit accumulator which concatenates ACCGk+2 and ACCK+2, and unsigned multiplies FRi+1_{lo} by FRj+1_{hi} and writes the result in the 40-bit accumulator which concatenates ACCGk+3 and ACCK+3.

It is necessary to set the register number of FRi and FRj as an even number with software. If the register number of FRi or FRj is an odd number, the mp_exception (register_not_aligned) occurs.


It is necessary to set the accumulator number of ACCK as a multiple of four. If the accumulator number of ACCK is not a multiple of four, the mp_exception (acc_not_aligned) occurs.

The instructions can not change the value of msr.ovf, holding the previous value.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MQMULXHS FRi, FRj, ACCk

**Registers altered (except destination register)**

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned, acc_not_aligned)

1.10.20. Multiply and Accumulate (Halfword Quad)

Ope-code	op	ope	Operation
MQMACHS	1111011	011110	Quad Multiply and Accumulate Signed Halfword
MQMACHU	1111011	011111	Quad Multiply and Accumulate Unsigned Halfword

Category

Media

Instruction Format (Media accumulator instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ACck					op					FRi					ope					FRj										

Assembler Syntax

MQMACHS FRi, FRj, ACCK

MQMACHU FRi, FRj, ACCK

Description

The MQMACHS instruction signed multiplies FRi_{hi} by FRj_{hi} and adds the result to the 40-bit accumulator which concatenates ACCGk and ACCK, and signed multiplies FRi_{lo} by FRj_{lo} and adds the result to the 40-bit accumulator which concatenates ACCGk+1 and ACCK+1, and signed multiplies FRi+1_{hi} by FRj+1_{hi} and adds the result to the 40-bit accumulator which concatenates ACCGk+2 and ACCK+2, and signed multiplies FRi+1_{lo} by FRj+1_{lo} and adds the result to the 40-bit accumulator which concatenates ACCGk+3 and ACCK+3. When the result is overflow, the result is written in the accumulator after saturated to signed value and msr.ovf is set to 1.

The MQMACHU instruction unsigned multiplies FRi_{hi} by FRj_{hi} and adds the result to the 40-bit accumulator which concatenates ACCGk and ACCK, and unsigned multiplies FRi_{lo} by FRj_{lo} and adds the result to the 40-bit accumulator which concatenates ACCGk+1 and ACCK+1, and unsigned multiplies FRi+1_{hi} by FRj+1_{hi} and adds the result to the 40-bit accumulator which concatenates ACCGk+2 and ACCK+2, and unsigned multiplies FRi+1_{lo} by FRj+1_{lo} and adds the result to the 40-bit accumulator which concatenates ACCGk+3 and ACCK+3. When the result is overflow, the result is written in the accumulator after saturated to unsigned value and msr.ovf is set to 1.

It is necessary to set the register number of FRi and FRj as an even number with software. If the register number of FRi or FRj is an odd number, the mp_exception (register_not_aligned) occurs.

It is necessary to set the accumulator number of ACCK as a multiple of four with software. If the accumulator number of ACCK is not a multiple of four, the mp_exception (acc_not_aligned) occurs.


When the result of addition is overflow, “1” is set in msr.ovf.

The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MQMACHS FRi, FRj, ACCk

**Registers altered (except destination register)**

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned, acc_not_aligned , overflow)

1.10.21. Media ACC Cross Quad Multiply and Accumulation (Halfword Quad) Instruction

Ope code	op	ope	Operation
MQXMACHS	1111000	000000	Quad Multiply and Cross Accumulate Signed Halfword

Category

Media

Instruction format (Media accumulator instruction)

[illegible]

Assembler description

MQXMACHS FR_i,FR_j,ACCK

Description

The MQXMACHS instruction calculates $FR_{hi} * FR_{jhi}$, adds the result obtained from this calculation to the 40-bit integer data in which “ACCGk+2” and “ACCK+2” are concatenated, and then stores the result of this addition in the 40-bit register in which “ACCGk+2” and “ACCK+2” are concatenated, as a 40-bit signed integer. Simultaneously, the MQXMACHS instruction calculates $FR_{ilo} * FR_{jlo}$, adds the result obtained from this calculation to the 40-bit integer data in which “ACCGk+3” and “ACCK+3” are concatenated, and then stores the result of this addition in the 40-bit register in which “ACCGk+3” and “ACCK+3” are concatenated, as a 40-bit signed integer. Simultaneously, the MQXMACHS instruction calculates $FR_{i+1hi} * FR_{j+1hi}$, adds the result obtained from this calculation to the 40-bit integer data in which ACCGk and ACCK are concatenated, and then stores the result of this addition in the register in which ACCGk and ACCK are concatenated, as a 40-bit signed integer. Simultaneously, the MQXMACHS instruction calculates $FR_{i+1lo} * FR_{j+1lo}$, adds the result obtained from this calculation to the 40-bit integer data in which “ACCGk+1” and “ACCK+1” are concatenated, and then stores the result of this addition in the 40-bit register in which “ACCGk+1” and “ACCK+1” are concatenated, as a 40-bit signed integer. When the result overflows, the result obtained after signed saturating is stored in the register, and `msr.ovf` is set to 1.

The register numbers of the Fri and FRj registers must be set to even numbers previously by software; if they are set to odd numbers, mp_exception (register not aligned) is detected.

The register number of the ACCk register must be set to a multiple of 4 previously by software; otherwise, mp_exception (acc not aligned) is detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

(FRihi shows upper 16 bits of FRi; and FRilo shows lower 16 bits of FRi.)

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned,
acc_not_aligned , overflow)

1.10.22. Media ACC Cross Quad Cross Multiply and Accumulation (Halfword Quad) Instruction

Ope code	op	ope	Operation
MQXMACXHS	1111000	000001	Quad Cross Multiply and Cross Accumulate Signed Halfword

Category

Media

Instruction format (Media accumulator instruction)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	ACCK	op	FRi	ope	FRj
--	------	----	-----	-----	-----

Assembler description

MQXMACXHS FRi,FRj,ACCK

Description

The MQXMACXHS instruction calculates $FRi_{hi} * FRj_{lo}$, adds the result obtained from this calculation to the 40-bit integer data in which “ACCGk+2” and “ACCK+2” are concatenated, and then stores the result of this addition in the 40-bit register in which “ACCGk+2” and “ACCK+2” are concatenated, as a 40-bit signed integer. Simultaneously, the instruction calculates $FRi_{lo} * FRj_{hi}$, adds the result obtained from this calculation to the 40-bit integer data in which ACCGk+3 and ACCK+3 are concatenated, and then stores the result of this addition in the 40-bit register in which “ACCGk+3” and “ACCK+3” are concatenated, as a 40-bit signed integer. Simultaneously, the instruction calculates $FRi_{hi} * FRj_{hi}$, adds the result obtained from this calculation to the 40-bit integer data in which ACCGk and ACCK are concatenated, and then stores the result of this addition in the register in which ACCGk and ACCK are concatenated, as a 40-bit signed integer. Simultaneously, the instruction calculates $FRi_{lo} * FRj_{lo}$, adds the result obtained from this calculation to the 40-bit integer data in which “ACCGk+1” and “ACCK+1” are concatenated, and then stores the result of this addition in the 40-bit register in which “ACCGk+1” and “ACCK+1” are concatenated, as a 40-bit signed integer. When the result overflows, the result obtained after signed saturating is stored in the register, and msr.ovf is set to 1.

The register numbers of the FRi and FRj registers must be set previously to even numbers by software; if they are odd numbers, mp_exception (register_not_aligned) is detected.

The register number of the ACCK register must be set to a multiple of 4 previously by software; otherwise, mp_exception (acc_not_aligned) is detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

(FRihi shows upper 16 bits of FRi; and FRilo shows lower 16 bits of FRi.)

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned,
acc_not_aligned , overflow)

Detected Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned,
acc_not_aligned , overflow)

1.10.24. Complex Multiply (Halfword Dual)

Ope-code	Op	ope	Operation
MCPXRS	1111011	100000	Dual Complex Real Signed Halfword
MCPXRU	1111011	100001	Dual Complex Real Unsigned Halfword
MCPXIS	1111011	100010	Dual Complex Imaginary Signed Halfword
MCPXIU	1111011	100011	Dual Complex Imaginary Unsigned Halfword

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACCK																op				FRi				ope				FRj			

Assembler Syntax

MCPXRS FRi, FRj, ACCK
 MCPXRU FRi, FRj, ACCK
 MCPXIS FRi, FRj, ACCK
 MCPXIU FRi, FRj, ACCK

Description

The MCPXRS instruction calculates “ $(FR_{ihi} * FR_{jhi}) - (FR_{ilo} * FR_{jlo})$ ” as a signed integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK.

The MCPXRU instruction calculates “ $(FR_{ihi} * FR_{jhi}) - (FR_{ilo} * FR_{jlo})$ ” as an unsigned integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK. The accumulator is set to 0 and msr.ovf is set to 1 when the subtracted result is minus.

The MCPXIS instruction calculates “ $(FR_{ihi} * FR_{jlo}) + (FR_{ilo} * FR_{jhi})$ ” as a signed integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK.


The MCPXIU instruction calculates “ $(FR_{ihi} * FR_{jlo}) + (FR_{ilo} * FR_{jhi})$ ” as an unsigned integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK.

The processing of the exception detected by the instruction is initiated by executing MTRAP instruction.


(“FR_{ihi}” indicates the high-order 16 bits of FR_i, and “FR_{ilo}” indicates the low-order 16 bits of FR_i.)

Operation example

MCPXRS FRi, FRj, ACCk



MCPXIS FRi, FRj, ACCk

**Registers altered (except destination register)**

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

Ope-code	Op	Ope	Operation
MQCPXRS	1111011	100100	Quad Complex Real Signed Halfword
MQCPXRU	1111011	100101	Quad Complex Real Unsigned Halfword
MQCPXIS	1111011	100110	Quad Complex Imaginary Signed Halfword
MQCPXIU	1111011	100111	Quad Complex Imaginary Unsigned Halfword

Category

Media

Instruction Format (Media instruction)

[illegible]

Assembler Syntax

MOCPXRS FR_i, FR_j, ACC_k

MQCPXRU FRi, FRj, ACCk

MOCPXIS FR_i, FR_j, ACC_k

MQCPXIU FRI, FRj, ACCk

Description

The MQCPXRS instruction calculates “ $(\text{FRi}_{hi} * \text{FRj}_{hi}) - (\text{FRi}_{lo} * \text{FRj}_{lo})$ ” as a signed integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCk, and calculates “ $(\text{FRi}_{+1hi} * \text{FRj}_{+1hi}) - (\text{FRi}_{+1lo} * \text{FRj}_{+1lo})$ ” as a signed integer and writes the result in the 40-bit accumulator which concatenates ACCGk+1 and ACCk+1.

The MQCPXRU instruction calculates “(FR_{ihi} * FR_{jhi}) – (FR_{ilo} * FR_{jlo})” as an unsigned integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCK, and calculates “(FR_{i+1hi} * FR_{j+1hi}) – (FR_{i+1lo} * FR_{j+1lo})” as an unsigned integer and writes the result in the 4-bit accumulator which concatenates ACCGk+1 and ACCK+1. The accumulator is set to 0 and msr.ovf is set to 1 when the subtracted result is minus.

The MQCPXIS instruction calculates “ $(FR_{ihi} * FR_{jlo}) + (FR_{ilo} * FR_{jhi})$ ” as a signed integer and writes the result in the 40-bit accumulator which concatenates ACCGk and ACCk, and calculates “ $(FR_{i+1hi} * FR_{j+1lo}) + (FR_{i+1lo} * FR_{j+1hi})$ ” as a signed integer and writes the result in the 40-bit accumulator which concatenates ACCGk+1 and ACCk+1.


The MQCPXIU instruction calculates “(FR_{ihi} * FR_{jlo}) + (FR_{ilo} * FR_{jhi})” as an unsigned integer and writes the result in the 40-bit accumulator which concatenates ACCG_k and ACC_k, and calculates “(FR_{i+1hi} * FR_{j+1lo}) + (FR_{i+1lo} * FR_{j+1hi})” as an unsigned integer and writes the result in the 40-bit accumulator which concatenates ACCG_{k+1} and ACC_{k+1}.

When the operation results overflow, “1” is set in the `mshr.ovf`. The processing of the exception detected by the instruction is initiated by executing `MTRAP` instruction.


("FRi_{hi}" indicates the high-order 16 bits of FR_i, and "FRi_{lo}" indicates the low-order 16 bits of FR_i.)

Operation example

MQCPXRS FRi, FRj, ACCk



MQCPXIS FRi, FRj, ACCk



Registers altered (except destination register)

MSR


Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

Operation example



Registers altered (except destination register)

none

Occurrence Exceptions


mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

Operation example

MCUTSS ACCi, FRj, FRk

**Registers altered (except destination register)**

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception,overflow)

1.10.29. Expand (Halfword)

Ope-code	op	ope	Operation
MEXPDHW	1111011	110010	Expand Halfword to Word
MEXPDHD	1111011	110011	Expand Halfword to Double-Word

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRk										op					FRi					ope					#s6						

Assembler Syntax

MEXPDHW FRi, #s6, FRk

MEXPDHD FRi, #s6, FRk

Description

The MEXPDHW instruction copies the halfword data of FRi indicated by the LSB of #s6 to FRk_{hi} and FRk_{lo}.

The MEXPDHD instruction copies the halfword data of FRi indicated by the LSB of #s6 to FRk_{hi}, FRk_{lo}, FRk+1_{hi} and FRk+1_{lo}.

The LSB of #s6 indicates that 0 is high-order halfword and 1 is low-order halfword.


It is necessary to set the register number of FRk of the MEXPDHD instruction as an even number with software. If the register number of FRk is an odd number, the mp_exception (register_not_aligned) occurs.

The processing exception detected by the instruction is initiated by executing MTRAP instruction.

(“FRk_{hi}” indicates the high-order 16 bits of FRk and “FRk_{lo}” indicates the low-order 16 bits of FRk.)

Operation example

MEXPDHD FRi, #s6, FRk



Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned)

1.10.30. Pack/Unpack (Halfword)

Ope-code	op	ope	Operation
MPACKH	1111011	110100	Pack Halfword to Word
MUNPACKH	1111011	110101	Unpack Word to Halfword

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FRk					op				FRi				ope				FRj													

Assembler Syntax

MPACKH FRi,FRj,FRk
MUNPACKH FRi,FRk

Description

The MPACKH instruction writes FRi_{lo} in FRk_{hi} and writes FRj_{lo} in FRk_{lo}.

The MUNPACKH instruction copies the contents of FRi_{hi} to FRk_{hi} and FRk_{lo}, and copies the contents of FRi_{lo} to FRk+1_{hi} and FRk+1_{lo}.


It is necessary to set the register number of FRk as an even number with software. If the register number of FRk in the MUNPACKH instruction is an odd number, the mp_exception (register_not_aligned) occurs.

The processing exception detected by the instruction is initiated by executing MTRAP instruction.


(“FRk_{hi}” indicates the high-order 16 bits of FRk and “FRk_{lo}” indicates the low-order 16 bits of FRk.)

Operation example

MPACKH FRi,FRj,FRk



MUNPACKH FRi,FRk

**Registers altered (except destination register)**

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned)

1.10.31. Pack (Halfword Dual)

Ope-code	op	ope	Operation
MDPACKH	1111011	110110	Dual Pack Halfword to Word

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRk																op				FRi				ope				FRj			

Assembler Syntax

MDPACKH FRi, FRj, FRk

Description

The MDPACKH instruction writes FRi_{lo} in FRk_{hi} and FRj_{lo} in FRk_{lo} and also writes FRi+1_{lo} in FRk+1_{hi} and FRj+1_{lo} in FRk+1_{lo}.


It is necessary to set the register number of FRi, FRj and FRk of the MDPACKH instruction as an even number with software. If the register number of FRi, FRj or FRk in the MDPACKH instruction is an odd number, the mp_exception (register_not_aligned) occurs.

The processing exception detected by the instruction is initiated by executing MTRAP instruction.

(“FRi_{hi}” indicates the high-order 16 bits of FRi, and “FRi_{lo}” indicates the low-order 16 bits of FRi.)

Operation example

MDPACKH FRi, FRj, FRk

**Registers altered (except destination register)**

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned)

1.10.32. Convert Byte to/from Halfword

Ope-code	op	ope	Operation
MBTOH	1111011	111000	Byte To Halfword
MHTOB	1111011	111001	Halfword To Byte

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
FRk										op										-										ope										FRj									

Assembler Syntax

MBTOH FRj, FRk
MHTOB FRj, FRk

Description

The MBTOH instruction converts the unsigned byte data in FRj3 to the unsigned halfword data in FRkhi, and converts the unsigned byte data in FRj2 to the unsigned halfword data in FRklo, and converts the unsigned byte data in FRj1 to the unsigned halfword data in FRk+1hi, and converts the unsigned byte data in FRj0 to the unsigned halfword data in FRk+1lo.

The MHTOB instruction converts the unsigned halfword data in FRjhi to the unsigned byte data in FRk3 after unsigned saturation processing with the maximum number of unsigned byte (0xff), and converts the unsigned halfword data in FRjlo to the unsigned byte data in FRk2 after unsigned saturation processing with the maximum number of unsigned byte (0xff), and converts the unsigned halfword data in FRj+1hi to the unsigned byte data in FRk1 after unsigned saturation processing with the maximum number of unsigned byte (0xff), and converts the unsigned halfword data in FRj+1lo to the unsigned byte data in FRk0 after unsigned saturation processing with the maximum number of unsigned byte (0xff).

It is necessary to set the register number of FRk of the MBTOH instruction and the register number of FRj of the MHTOB instruction in an even number with software. If the register number of FRk of the MBTOH instruction or the register number of FRj of the MHTOB instruction is an odd number, the mp_exception (register_not_aligned) occurs.

The processing exception detected by the instruction is initiated by executing MTRAP instruction.


The side small number of FRk* specify the position of byte in the register. The relation of the position of byte with the position of bit is below.

FRk3 = FRk (31 bits-24 bits), FRk2 = FRk (23 bits-16 bits)


FRk1 = FRk (15 bits-8 bits), FRk0 = FRk (7 bits-0 bit)

Operation example

MBTOH FRj, FRk



MHTOB FRj, FRk

**Registers altered (except destination register)**

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned)

1.10.35. Clear Accumulator

Ope-code	op	ope	Operation
MCLRACC	1111011	111011	Clear Accumulator

Category

Media

Instruction Format (Media instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ACCi				op						-		ope				-													
																	#A														

Assembler Syntax

MCLRACC ACCi, #A

Description

The MCLRACC instruction clear the contents of ACCi and ACCGi, and set to zero.
 If #A bit is “1” and ACCi is 0, all of ACC and all of ACCG are cleared.
 If the indicated ACC doesn’t exist, this instruction behaves as NOP.

Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

1.10.36. Read/Write Accumulator

Op-code	op	ope	Operation
MRDACC	1111011	111100	Read Accumulator
MWTACC	1111011	111101	Write Accumulator
MRDACCG	1111011	111110	Read Accumulator Guard
MWTACCG	1111011	111111	Write Accumulator Guard

Category

Media

Instruction Format (Media instruction)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FRk					op					ACCi					ope					-											

Instruction Format (Media instruction)

[illegible]

Assembler Syntax

MRDACC ACCi, FRk
MWTACC FRi, ACCk
MRDACCg ACCGi, FRk
MWTACCg FRi, ACCGk

Description

The MRDACC instruction copies the contents of ACCi to FRk.
The MWTACC instruction copies the contents of FRi to ACCk.
The MRDACCG instruction copies the contents of ACCGi to low-order 8-bit of FRk and zero to higher-order bits.
The MWTACCG instruction copies the contents of low-order 8-bit of FRi to ACCGk.
The processing exception detected by the instruction is initiated by executing MTRAP instruction.

Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp exception (unimplement exception)

1.10.37. Media Accumulator Addition Instruction

Op code	op	ope	Operation
MADDACCS	1111000	000100	Add Signed Accumulator with Saturation

Category

Media

Instruction format (Media accumulator instruction)

[illegible]

Assembler description

MADDACCS ACC_i,ACC_k

Description

The MADDACCS instruction adds signed 40-bit data in which ACCGi and ACCi are concatenated and signed 40-bit data in which “ACCGi+1” and “ACCi+1” are concatenated, and then stores the result obtained from this addition in the 40-bit register in which ACCGk and ACCk are concatenated. When the result overflows, the result obtained after signed saturating is stored in the register, and `msr.ovf` is set to 1.

The register number of the ACCi register must be set to a multiple of 2 previously by software; otherwise, mp_exception (acc not aligned) is detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp disabled

Detected Exceptions

```
mp_exception (unimplement_exception, register_not_aligned,
              acc not aligned , overflow)
```


1.10.41. Media Accumulator Addition and Subtraction Instruction

Ope code	op	ope	Operation
MASACCS	1111000	001000	Add and Subtract Signed Accumulator with Saturation

Category

Media

Instruction format (Media accumulator instruction)

[illegible]

Assembler description

MASACCS ACC_i,ACC_k

Description

The MASACCS instruction adds signed 40-bit data in which ACCGi and ACCi are concatenated and signed 40-bit data in which “ACCGi+1” and “ACCi+1” are concatenated, and then stores the result obtained from this addition in the 40-bit register in which ACCGk and ACCk are concatenated. Simultaneously, the instruction subtracts signed 40-bit data in which “ACCGi+1” and “ACCi+1” are concatenated, from signed 40-bit data in which ACCGi and ACCi are concatenated, and then stores the result obtained from this subtraction in the 40-bit register in which “ACCGk+1” and “ACCK+1” are concatenated. When the result overflows, the result obtained after signed saturating is stored in the register, and msr.ovf is set to 1.

The register number of the ACCi register must be set to a multiple of 2 previously by software; otherwise, mp exception (acc not aligned) is detected.

The register number of the ACCk register must be set to a multiple of 2 previously by software; otherwise, mp exception (acc not aligned) is detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp disabled

Detected Exceptions

```
mp_exception (unimplement_exception, register_not_aligned,
              acc not aligned , overflow)
```


Registers altered (except destination register)

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

1.10.44. Media Quad Low Clear (Halfword Quad) Instruction (M-Type Instruction. This instruction is available for MB93451.)

Op code	op	ope	Operation
MQCLCRHS	1111000	010000	Quad Clear Lower Value Signed Halfword

Category

Media

Instruction format (Extended Media instruction)

[illegible]

Assembler description

MQLCLRHS FR_i,FR_j,FR_k

Description

The MQLCLRRHS instruction stores A in C when B is positive and $|A| > |B|$, otherwise it stores 0 into C. This instruction also stores $-A$ (if $A = 0x8000$, stores $0x7FFF$) into c when B is negative and $|A| > |B|$, otherwise it stores 0 into C.

However, A,B,C are signed halfword integers and the combinations are as follows:

$$\{A, B, C\} = \{FRihi, FRjhi, FRkhi\}, \{FRilo, FRjlo, FRklo\}, \{FRi+1hi, FRj+1hi, FRk+1hi\}, \{FRi+1lo, FRj+1lo, FRk+1lo\}$$

The register numbers of FRi, FRj and FRk need to be set to even with software. When the register numbers of FRi, FRj, FRk are odd, mp_exception(register_not_aligned) are detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

```
mp_exception(unimplemented_exception, register not aligned)
```

Started Pending Exceptions

None

1.10.45. Media Quad Scope Limitation (Halfword Quad) Instruction (M-Type Instruction. This instruction is available for MB93451.)

Ope code	op	ope	Operation
QMLMTHS	1111000	010100	Quad Set Limits Signed Halfword

Category

Media

Instruction format (Extended Media instruction)

[illegible]

Assembler description

MQLMTHS FR_i,FR_j,FR_k

Description

The MQLMTHS stores A into C when $-|B| < A < |B|$, stores $-B$ (if $B=0x8000$, stores $0x7FFF$) into C when $A \leq -|B|$ and stores B into C when $|B| \leq A$.

However, A,B,C are signed halfword integers and the combinations are as follows:

$$\{A, B, C\} = \{FRi_{hi}, FRj_{hi}, FRk_{hi}\}, \{FRi_{lo}, FRj_{lo}, FRk_{lo}\}, \{FRi+1_{hi}, FRj+1_{hi}, FRk+1_{hi}\}, \{FRi+1_{lo}, FRj+1_{lo}, FRk+1_{lo}\}$$

The register numbers of FRi, FRj and FRk need to be set to even with software. When the register numbers of FRi, FRj and FRk are odd, mp_exception(register not aligned) are detected.

For exceptions detected by this instruction, exception handling can be started by executing the MTRAP instruction.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp disabled

Detected Exceptions

```
mp_exception(unimplemented exception, register not aligned)
```

Started Pending Exceptions

None

Started Pending Exceptions

None

Detected Exceptions

none

Table 25 Values of #cond field

value	meaning
0	False
1	True

Registers altered (except destination register)

ICC ... instructions with “cc” only

N	Z	V	C
O	O	O	O

Occurrence Exceptions

division_exception

register_exception (unimplement_exception)

Detected Exceptions

none

Table 26 Values of #cond field

Value	meaning
0	False
1	True

Detected Exceptions

none

Table 27 Values of #cond field

value	meaning
0	False
1	True

1.11.4. Logical Operations with setting ICC

Op-code	op	ope	Operation
CANDcc	1011011	00	Conditional AND and ICC setting
CORcc	1011011	01	Conditional OR and ICC setting
CXORcc	1011011	10	Conditional XOR and ICC setting

Category

Integer, Conditional

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		GRk				op				GRi				CCi				ope		GRj											
#cond																															

Assembler Syntax

CANDcc	GRi, GRj, GRk, CCI, #cond
CORcc	GRi, GRj, GRk, CCI, #cond
CXORcc	GRi, GRj, GRk, CCI, #cond

Description

The Conditional Integer Logical Instruction operates GRi and GRj in logical. When the condition specified by the #cond field is equal to the condition shown with CCI, the instruction writes the result in GRk. Otherwise, it doesn't change GRk.

The CANDcc instruction operates “GRi and GRj”, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CORcc instruction operates “GRi or GRj”, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CXORcc instruction operates “GRi xor GRj”, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CANDcc, CORcc, and CXORcc instructions change the integer condition code (ICC) specified by the low-order 2-bit of CCI field.

Table 28 shows the values of #cond field.

Registers altered (except destination register)

ICC ... instructions with “cc” only

N	Z	V	C
O	O	X	X

Occurrence Exceptions

register_exception (unimplement_exception)

Detected Exceptions

none

Table 28 Values of #cond field

value	meaning
0	False
1	True

1.11.5. Shift

Ope-code	op	ope	Operation
CSLL	1011100	00	Conditional Shift Left Logical
CSRL	1011100	01	Conditional Shift Right Logical
CSRA	1011100	10	Conditional Shift Right Arithmetic

Category

Integer, Conditional

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		GRk						op						GRi				CCi						ope						GRj					
																																#cond			

Assembler Syntax

CSLL	GRi, GRj, GRk, CCI, #cond
CSRL	GRi, GRj, GRk, CCI, #cond
CSRA	GRi, GRj, GRk, CCI, #cond

Description

The Conditional Integer Shift Instructions shift GRi by the number of bits implied by the shift-count and write the result in GRk. The shift-count is specified by the low-order 5 bits of GRj. When the condition specified by the #cond field is equal to the condition shown with CCI, the instruction writes the result in GRk. Otherwise, it doesn't change GRk.

The CSLL instruction shifts GRi to the left, replacing the vacated positions with zero, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSRL instruction shifts GRI to the right, replacing the vacated positions with zero, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSRA instruction shifts GRI to the right, replacing the vacated positions with the highest bit of GRI, when the condition specified by the #cond field is equal to the condition shown with CCI.

Table 29 shows the values of #cond field.

Registers altered (except destination register)

none

Occurrence Exceptions

register exception (unimplement exception)

Detected Exceptions

none

Table 29 Values of #cond field

value	meaning
0	False
1	True

1.11.6. Shift with setting ICC

Op-code	op	ope	Operation
CSLLcc	1011101	00	Conditional Shift Left Logical and ICC setting
CSRLcc	1011101	01	Conditional Shift Right Logical and ICC setting
CSRAcc	1011101	10	Conditional Shift Right Arithmetic and ICC setting

Category

Integer, Conditional

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		GRk				op				GRi				CCi				ope		GRj											
#cond																															

Assembler Syntax

CSLLcc	GRi, GRj, GRk, CCi, #cond
CSRLcc	GRi, GRj, GRk, CCi, #cond
CSRAcc	GRi, GRj, GRk, CCi, #cond

Description

The Conditional Integer Shift Instructions shift GRi by the number of bits implied by the shift-count and write the result in GRk. The shift-count is specified by the low-order 5 bits of GRj. When the condition specified by the #cond field is equal to the condition shown with CCi, the instruction writes the result in GRk. Otherwise, it doesn't change GRk.

The CSLLcc instruction shifts GRi to the left, replacing the vacated positions with zero, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSRLcc instruction shifts GRi to the right, replacing the vacated positions with zero, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSRAcc instruction shifts GRi to the right, replacing the vacated positions with the highest bit of GRi, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSLLcc, CSRLcc, and CSRAcc instructions change the integer condition code (ICC) specified by the low-order 2-bit of the CCI field.

Table 30 shows the values of #cond field.

Registers altered (except destination register)

ICC ... instructions with “cc” only

N	Z	V	C
O	O	X	O

Occurrence Exceptions

register exception (unimplement exception)

Detected Exceptions

none

Table 30 Values of #cond field

value	meaning
0	False
1	True

The CLDUB instruction operates as LDUB instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDSH instruction operates as LDSH instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDUH instruction operates as LDUH instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLD instruction operates as LD instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDD instruction operates as LDD instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDSBU instruction operates as LDSBU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDUBU instruction operates as LDUBU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDSHU instruction operates as LDSHU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDUHU instruction operates as LDUHU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDU instruction operates as LDU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDDU instruction operates as LDDU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

Table 31 shows the values of #cond field.

Registers altered (except destination register)

GRi ... Instruction with “update” form only

Occurrence Exceptions

mem_address_not_aligned (except byte Load instruction)

data_access_exception

data_access_MMU_miss

data_access_error

register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

Table 31 Values of #cond field

value	meaning
0	False
1	True

The CLDFU instruction operates as LDFU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CLDDFU instruction operates as LDDFU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

Table 32 shows the values of #cond field.

Registers altered (except destination register)

GRI ... Instruction with “update” form only

Occurrence Exceptions

fp_disabled

mem_address_not_aligned (except byte Load instruction)

data_access_exception

data_access_MMU_miss

data_access_error

register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

Table 32 Values of #cond field

value	meaning
0	False
1	True

The CSTU instruction operates as STU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSTDU instruction operates as STDU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

Table 33 shows the values of #cond field.

Registers altered (except destination register)

GRI ... Instruction with “update” form only

Occurrence Exceptions

mem_address_not_aligned (except byte Store)

data_access_exception

data_access_MMU_miss

data_access_error

data_store_error

register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

Table 33 Values of #cond field

value	meaning
0	False
1	True

The CSTFU instruction operates as STFU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CSTDFU instruction operates as STDFU instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

Table 34 shows the values of #cond field.

Registers altered (except destination register)

GRI ... Instruction with “update” form only

Occurrence Exceptions

fp_disabled

mem_address_not_aligned (except byte Store)

data_access_exception

data_access_MMU_miss

data_access_error

data_store_error

register_exception (unimplement_exception, register_not_aligned)

Detected Exceptions

none

Table 34 Values of #cond field

value	meaning
0	False
1	True

1.13. Conditional Data transfer Instructions

1.13.1. Swap

Ope-code	op	ope	Operation
CSWAP	1100101	10	Conditional Swap register with memory

Category

Control, Conditional

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		GRk				op				GRi				CCi				ope		GRj											
#cond																															

Assembler Syntax

CSWAP @ (GRi, GRj), GRk, CCI, #cond

Description

The Conditional Swap Load-Store Instructions calculate “GRi + GRj” as an effective address. When the condition specified by the #cond field is equal to the condition shown with CCI, the instruction exchange GRk with the contents of the word addressed memory location. Otherwise, the instruction changes neither GRk nor memory.

The CSWAP instruction operates as SWAP instruction (page 28), when the condition specified by the #cond field is equal to the condition shown with C*C*i.

Table 35 shows the values of #cond field.

Registers altered (except destination register)

none

Occurrence Exceptions

```
mem_address_not_aligned
data_access_exception
data_access_MMU_miss
data_access_error
data_store_error
register_exception (unimplement exception)
```

Detected Exceptions

none

Table 35 Values of #cond field

value	meaning
0	False
1	True

Table 36 Values of #cond field

value	meaning
0	False
1	True

1.16. Conditional Condition code operating Instructions

1.16.1. Check for Integer Condition code

Ope-code	op	ope	Operation
CCKicc	1101010	00	Conditional Check for Integer Condition code

Category

Branch, Conditional

Instruction Format (Conditional Branch Instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		#cond	CCx-4	op				-				CCi					ope	-		ICCi											

#ccond

Assembler Syntax

CCKicc ICCi, CCx, CCi, #ccond (x=4-7)

CCKEQ : Z==1
CCKNE : Z==0
CCKLE : (Z or(N xor V))==1
CCKGT : (Z or(N xor V))==0
CCKLT : (N xor V)==1
CCKGE : (N xor V)==0
CCKLS : (C or Z)==1
CCKHI : (C or Z)==0
CCKC : C ==1
CCKNC : C ==0
CCKN : N==1
CCKP : N==0
CCKV : V==1
CCKNV : V==0

CCKNO CCx, CCi, #ccond (x=4-7)

CCKRA CCx, CCi, #ccond (x=4-7)

Description

When the condition specified by the #ccond field is equal to the condition shown with CCi, the CCKicc instruction tests the #cond field of ICCi shown in Table 39 and copies the result in CCx. Otherwise, the instruction copies Undefined to CCx. Table 40 shows the value of #ccond field.

Table 39 #cond field and pseudo opcode

Pseudo Ope-code	cond	Operation	icc test
CCKEQ	0100	Conditional Check Equal	Z
CCKNE	1100	Conditional Check Not Equal	Not Z
CCKLE	0111	Conditional Check Less or Equal	Z or (N xor V)
CCKGT	1111	Conditional Check Greater	Not (Z or (N xor V))
CCKLT	0011	Conditional Check Less	N xor V
CCKGE	1011	Conditional Check Greater or Equal	Not (N xor V)
CCKLS	0101	Conditional Check Less or Equal Unsigned	C or Z
CCKHI	1101	Conditional Check Greater Unsigned	Not (C or Z)
CCKC	0001	Conditional Check Carry Set	C
CCKNC	1001	Conditional Check Carry Clear	Not C
CCKN	0110	Conditional Check Negative	N
CCKP	1110	Conditional Check Positive	Not N
CCKV	0010	Conditional Check Overflow Set	V
CCKNV	1010	Conditional Check Overflow Clear	Not V
CCKNO	0000	Conditional Check Never	0
CCKRA	1000	Conditional Check Always	1

Table 40 Values of #ccond field

value	meaning
0	False
1	True

Table 41 Values of CCCR

value	meaning
00	Undefined
01	Undefined
10	False
11	True

Table 42 test results and values of CCCR

icc result	meaning
True	11
False	10

Registers altered (except destination register)

none

Occurrence Exceptions

none

Detected Exceptions

none

1.16.2. Check for Floating-point/Media Conditional code

Ope-code	op	ope	Operation
CFCKfcc	1101010	01	Conditional Check for Floating-point/Media Conditional code

Category

Branch, Conditional

Instruction Format (Conditional Branch Instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		#cond		CCx							op				-					CCi					ope			-			FCCi

#ccond

Assembler Syntax

CFCKfcc FCCi, CCx, CCi, #ccond (x = 0-3)

CFCKNE : (L or G or U)==1

CFCKEQ : E==1

CFCKLG : (L or G)==1

CFCKUE : (E or U)==1

CFCKUL : (L or U)==1

CFCKGE : (E or G)==1

CFCKLT : L==1

CFCKUGE : (E or G or U)==1

CFCKUG : (G or U)==1

CFCKLE : (E or L)==1

CFCKGT : G==1

CFCKULE : (E or L or U)==1

CFCKU : U==1

CFCKO : (E or L or G)==1

CFCKNO CCx, CCi, #ccond (x = 0-3)

CFCKRA CCx, CCi, #ccond (x = 0-3)

Description

When the condition specified by the #ccond field is equal to the condition shown with CCi, the CFCKfcc instruction tests the #cond field of FCCi shown in Table43, and copies the result in CCx. Otherwise the instruction copies Undefined to CCx. Table 44 shows the value of #ccond field.

Table 43 #cond field and pseudo ope-code

Pseudo Ope-code	Cond	Operation	fcc test
CFCKNE	0111	Conditional Check Not Equal	L or G or U
CFCKEQ	1000	Conditional Check Equal	E
CFCKLG	0110	Conditional Check Less or Greater	L or G
CFCKUE	1001	Conditional Check Unordered or Equal	E or U
CFCKUL	0101	Conditional Check Unordered or Less	L or U
CFCKGE	1010	Conditional Check Greater or Equal	E or G
CFCKLT	0100	Conditional Check Less	L
CFCKUGE	1011	Conditional Check Unordered or Greater or Equal	E or G or U
CFCKUG	0011	Conditional Check Unordered or Greater	G or U
CFCKLE	1100	Conditional Check Less or Equal	E or L
CFCKGT	0010	Conditional Check Greater	G
CFCKULE	1101	Conditional Check Unordered or Less or Equal	E or L or U
CFCKU	0001	Conditional Check Unordered	U
CFCKO	1110	Conditional Check Ordered	E or L or G
CFCKNO	0000	Conditional Check Never	0
CFCKRA	1111	Conditional Check Always	1

Table 44 Values of #ccond field

value	meaning
0	False
1	True

Table 45 Values of CCCR

value	meaning
00	Undefined
01	Undefined
10	False
11	True

Registers altered (except destination register)

none

Occurrence Exceptions

fp_disabled

Detected Exceptions

none

1.17. Conditional Media Instructions

1.17.1. Logical Operations

Ope-code	op	ope	Operation
CMAND	1110000	00	Conditional Media And
CMOR	1110000	01	Conditional Media OR
CMXOR	1110000	10	Conditional Media XOR
CMNOT	1110000	11	Conditional Media NOT

Category

Media, Conditional
Single word

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		FRk		op				FRi				CCi				ope		FRj													
#cond																															

Instruction Format (Conditional Not-Operation instruction)

[illegible]

Assembler Syntax

CMAND	FRi, FRj, FRk, CCI, #cond
CMOR	FRi, FRj, FRk, CCI, #cond
CMXOR	FRi, FRj, FRk, CCI, #cond
CMNOT	FRj, FRk, CCI, #cond

Description

The Conditional Media Logical Instruction operates FRi and FRj in logical. When the condition specified by the #cond field is equal to the condition shown with CCI, the instruction writes the result in FRk. Otherwise, they don't change FRk.

As the description of each instruction, refer to 1.10.2 Logical Operations (page 86).

The CMAND instruction operates as MAND instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CMOR instruction operates as MOR instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CMXOR instruction operates as MXOR instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

The CMNOT instruction operates as MNOT instruction, when the condition specified by the #cond field is equal to the condition shown with CCI.

Table 46 shows the values of #cond field.

Registers altered (except destination register)

none

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

Table 46 Values of #cond field

value	meaning
0	False
1	True

Detected Exceptions

mp_exception (unimplement_exception, overflow)

Table 47 Values of #cond field

value	meaning
0	False
1	True

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, acc_not_aligned, overflow)

Table 48 Values of #cond field

value	meaning
0	False
1	True

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned, overflow)

Table 49 Values of #cond field

values	meaning
0	False
1	True

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned, acc_not_aligned, overflow)

Table 50 Values of #cond field

value	meaning
0	False
1	True

1.17.6. Complex Multiply (Halfword Dual)

Ope-code	op	ope	Operation
CMCPXRS	1110101	00	Conditional Dual Complex Real Signed Halfword
CMCPXRU	1110101	01	Conditional Dual Complex Real Unsigned Halfword
CMCPXIS	1110101	10	Conditional Dual Complex Imaginary Signed Halfword
CMCPXIU	1110101	11	Conditional Dual Complex Imaginary Unsigned Halfword

Category

Media, Conditional

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
		ACck					op					FRi					CCi			ope		FRj																									
																												#cond																			

Assembler Syntax

CMCPXRS FRi, FRj, ACCK, CCi, #cond
 CMCPXRU FRi, FRj, ACCK, CCi, #cond
 CMCPXIS FRi, FRj, ACCK, CCi, #cond
 CMCPXIU FRi, FRj, ACCK, CCi, #cond

Description

The Conditional Media Dual Multiply with Additional for Complex number Instruction operates FRi and FRj in arithmetic. When the condition specified by the #cond field is equal to the condition shown with CCi, the instruction writes the result in accumulator which concatenates ACCGk, ACCK as 40-bit integer. Otherwise, they don't change accumulator.

As the description of each instruction, refer to 1.10.24 Complex Multiply (Halfword Dual) (page 123).

The CMCPXRS instruction operates as MCPXRS instruction, when the condition specified by the #cond field is equal to the condition shown with CCi.

The CMCPXRU instruction operates as MCPXRU instruction, when the condition specified by the #cond field is equal to the condition shown with CCi.

The CMCPXIS instruction operates as MCPXIS instruction, when the condition specified by the #cond field equal to the condition shown with CCi.

The CMCPXIU instruction operates as MCPXIU instruction, when the condition specified by the #cond field equal to the condition shown with CCi.

Table 51 shows the values of #cond field.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception)

Table 51 Values of #cond field

values	meaning
0	False
1	True

1.17.8. Convert Byte to/from Halfword

Ope-code	op	ope	Operation
CMBTOH	1110111	00	Conditional Byte To Halfword
CMHTOB	1110111	01	Conditional Halfword To Byte

Category

Media, Conditional

Instruction Format (Conditional instruction)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRk				op				-				CCi				ope		FRj													
#cond																															

Assembler Syntax

CMBTOH FRj, FRk, CCi, #cond

CMHTOB FRj, FRk, CCi, #cond

Description

The Conditional Media Byte-Halfword Conversion Instructions convert data in FRj. When the condition specified by the #cond field is equal to the condition shown with CCi, the instructions write the result in FRk. Otherwise, they don't change FRk.

As the description of each instruction, refer to 1.10.32 Convert Byte to/from Halfword (page 139).

The CMBTOH instruction operates as MBTOH instruction, when the condition specified by the #cond field is equal to the condition shown with CCi.

The CMHTOB instruction operates as MHTOB instruction, when the condition specified by the #cond field is equal to the condition shown with CCi.

Table 53 shows the values of #cond field.

Registers altered (except destination register)

MSR

Occurrence Exceptions

mp_disabled

Detected Exceptions

mp_exception (unimplement_exception, register_not_aligned)

Table 53 Values of #cond field

value	meaning
0	False
1	True

2. VLIW instruction

FR400 series processor is implemented based on embedded Very Long Instruction Word (VLIW) processor architecture (FR-V architecture). This chapter provide the construction method of VLIW instruction, and VLIW instruction behavior.

2.1. Construct ion of VLIW instruction

FR-V architecture is based on Very Long Instruction Word (VLIW) architecture. Each instruction in a VLIW instruction is executed in parallel. VLIW instruction boundaries are specified by packing flag in each instruction. If a packing flag indicates 1, the instruction and the preceding instructions with the packing flag equal to 0 is packed in same VLIW instruction.

FR-V assembler language define instruction option (.p) to specify the instructions in a VLIW instruction. Specifying the instruction option (.p) in the operation field indicates that the succeeding instruction is packed into the same VLIW instruction.

[Example]

<Assembler Language>

```

I1 : SUBcc.p      GR26,GR22,GR0,icc0
I2 : MSUBHSS.p    FR2,FR3,FR7
I3 : SUBI.p       GR26,#16,GR24
I4 : MADDHSS      FR2,FR3,FR6
I5 : CKLT         ICC0,CC4
I6 : CLDDF.p      @(GR26,GR0), FR0,CC4,#1
I7 : CLDDF        @(GR26,GR23),FR2,CC4,#1


```

<VLIW Instruction>

VLIW1	0	I1	0	I2	0	I3	1	I4
VLIW2	1	I5						
VLIW3	0	I6	1	I7				

2.2. Execution of VLIW instruction


2.2.1. Read/Write operation in same VLIW instruction



The instructions in one VLIW instruction are executed in same time. When the same resource is read and written in the same VLIW instruction, in this case, the reading value is the value before updating.

If the same resource is read and written in same VLIW instruction and the instruction which is read from the same resource detects the non-deferred precise interrupts, the instruction which is written into the same resource completes, and to read and write the same resource in the same VLIW instruction when it is necessary to ensure the recovery from the interrupts.

If storing a result into same resource with different instructions in the same VLIW instruction, the value is not guaranteed.



2.2.2. Execution of Control Transfer Instruction


This section explains the operation of the control transfer instruction. The control transfer instruction is composed by the following six instructions.

- conditional branch instruction(Bicc,FBfcc)
- conditional branch instruction to LR(BiccLR,FBfccLR)
- JMP and LINK instruction
- CALL and LINK instruction
- RETT instruction
- trap instruction(Ticc,FTfcc)

2.2.2.1 Execution of Control Transfer Instruction


The pipeline behavior when the condition is false and true is explained by using the conditional branch instruction as a control transfer instruction. To make easy to understand, the execution of a control transfer instruction in the VLIW instruction is explained in this section.

- ◆ When the condition of conditional branch is false.



When the condition of conditional branch is false, the sequential VLIW instruction in the VLIW instruction which contains the conditional branch instruction is executed after the VLIW instruction is executed. The instruction included in the same VLIW instruction as the branch instruction completed execution.

- ◆ When the condition of conditional branch is true.




When the condition of conditional branch is true, a target VLIW instruction is executed after the VLIW instruction which contains the conditional branch instruction, and the sequential VLIW instruction in the VLIW instruction is not executed. The instruction included in the same VLIW instruction as the branch instruction completed execution.

The target address of control transfer instruction should be a head of VLIW instruction. The operation when the target address is not at the head of VLIW instruction is not ensure.

2.2.2.2 Execution of Multiple Control Transfer Instruction is One VLIW


In this section, the execution of multiple control transfer instruction in the VLIW instruction is explained. To make easy to understand the execution of two control transfer instructions in the VLIW instruction are used for the explanation.

- ◆ When both condition of conditional branch are false




When both of the condition of conditional branch is false, the sequential VLIW instruction in the VLIW instruction which contains the conditional instruction is executed after the VLIW instruction is executed, and the target VLIW instruction do not execute.

- ◆ When the first condition of conditional branch is true and the second is false.




When the first condition of conditional branch is true and the second one is false, the target VLIW instruction which is target of the first conditional branch is executed after the VLIW instruction which contains the conditional branch instruction.

- ◆ When the first condition of conditional branch is false and the second is true.



When the first condition of conditional branch is false and the second one is true, the target VLIW instruction which is target of the second conditional branch is executed after the VLIW instruction which contains the conditional branch instruction.

- ◆ When both of the condition of conditional branch are true.



When multiple condition of control transfer instruction are taken, the target VLIW instruction, which is target of the branch instruction with young PC value, is executed.

Appendix

1. Instruction Code Table

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD																																
ADDcc																																
ADDX																																
ADDXcc																																
SUB																																
SUBcc																																
SUBX																																
SUBXcc																																
SMUL																																
SMULcc																																
UMUL																																
UMULcc																																
CMPB																																
CMPBA																																
SDIV																																
UDIV																																
AND																																
ANDcc																																
OR																																
ORcc																																
XOR																																
XORcc																																
NOT																																
SLL																																
SLLcc																																
SRL																																
SRLcc																																
SRA																																
SRAcc																																

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDSB																																
LDUB																																
LDSH																																
LDUH																																
LD																																
LDD																																
LDBF																																
LDHF																																
LDF																																
LDDF																																
LDSBU																																
LDUBU																																
LDSHU																																
LDUHU																																
LDU																																
LDDU																																
LDBFU																																
LDHFU																																
LDFU																																
LDDFU																																

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STB																																
STH																																
ST																																
STD																																
SWAP																																
MOVGS																																
MOVSG																																
STBF																																
STHF																																
STF																																
STDF																																
MOVFG																																
MOVFGD																																
STBU																																
STHU																																
STU																																
STDU																																
MOVGF																																
MOVGFD																																
STBFU																																
STHFU																																
STFU																																
STDFU																																
LRAI																																
LRAD																																
TLBPR																																

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ICPL				-			ocl			0000011																							
ICUL				-						0000011																							
DCPL				-			ocl			0000011																							
DCUL				-						0000011																							
ICI				-						0000011																							
ICEI				-			a			0000011																							
DCEI				-			a			0000011																							
DCEF				-			a			0000011																							
DCI				-						0000011																							
DCF				-						0000011																							
BAR				-						0000011																							
MEMBAR				-						0000011																							

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ticc			#cond			ICCi				0000100					GRi						-				00						GRj	
FTfcc			#cond			FCCi				0000100					GRi						-				01						GRj	
MTRAP					-					0000100					-						-				10						-	
BREAK					-					0000100					-						-				11						-	
RETT					-				d	0000101					-						-										-	
Bicc			#cond			ICCi				0000110				#hint																		label 16
FBfcc			#cond			FCCi				0000111				#hint																		label 16
CKicc			#cond			CCx-4				0001000																						ICCi
FCKfcc			#cond			CCx				0001001																						FCCi
CLRGR					GRk					0001010					-										000000							
CLRGA					-					0001010					-										000001							-
CLRFR					FRk					0001010					-										000010							
CLRFA					-					0001010					-										000011							-
ANDCR			-		CCz					0001010				-	CCx									001000		-					CCy	
ORCR			-		CCz					0001010				-	CCx									001001		-					CCy	
XORCR			-		CCz					0001010				-	CCx									001010		-					CCy	
NOTCR			-		CCz					0001010					-									001011		-					CCy	
NANDCR			-		CCz					0001010				-	CCx									001100		-					CCy	
NORCR			-		CCz					0001010				-	CCx									001101		-					CCy	
ANDNCR			-		CCz					0001010				-	CCx									010000		-					CCy	
ORNCR			-		CCz					0001010				-	CCx									010001		-					CCy	
NANDNCR			-		CCz					0001010				-	CCx									010100		-					CCy	
NORNCR			-		CCz					0001010				-	CCx									010101		-					CCy	
SCAN					GRk					0001011					GRi								-									GRj
JMPL			-			0				0001100					GRi								-									GRj
CALLL			-			1				0001100					GRi								-									GRj
JMPIL			-			0				0001101					GRi																	d12
CALLIL			-			1				0001101					GRi																	d12
BctrLR					-					0001110				#hint	001									<-#ccond								
BiccLR			#cond			ICCi				0001110				#hint	010																	
BCiccLR			#cond			ICCi				0001110				#hint	011																	
FBfccLR			#cond			FCCi				0001110				#hint	110																	
FCBfccLR			#cond			FCCi				0001110				#hint	111																	
CALL					labelh 6					0001111																						label 18

218

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDSBI																																
LDSHI																																
LDI																																
LDDI																																
LDUBI																																
LDUHI																																
LDBFI																																
LDHFI																																
LDFI																																
LDDFI																																
SETLO																																
SETHI																																
SETLOS																																
ADDSS																																
SUBSS																																
SLASS																																
SCUTSS																																
SMU																																
SMASS																																
SMSSS																																
SCANI																																
SWAPI																																
STBFI																																
STHFI																																
STBI																																
STHI																																
STI																																
STD I																																
STFI																																
STDFI																																

220

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CSTB																																
CSTH																																
CST																																
CSTD																																
CSWAP																																
CSCAN																																
CSTBF																																
CSTHF																																
CSTF																																
CSTDF																																
CSTBU																																
CSTHU																																
CSTU																																
CSTDU																																
CSTBFU																																
CSTHFU																																
CSTFU																																
CSTDFU																																
CMOVGF																																
CMOVGFD																																
CMOVFG																																
CMOVFGD																																
CCKicc																																
CFCKfcc																																
CJMPL																																
CCALLL																																

#c :#cond

* :#ccond

CMAND	FRk	1110000	FRi	CCi	#c	00	FRj
CMOR	FRk	1110000	FRi	CCi	#c	01	FRj
CMXOR	FRk	1110000	FRi	CCi	#c	10	FRj
CMNOT	FRk	1110000	-	CCi	#c	11	FRj
CMADDHSS	FRk	1110001	FRi	CCi	#c	00	FRj
CMADDHUS	FRk	1110001	FRi	CCi	#c	01	FRj
CMSUBHSS	FRk	1110001	FRi	CCi	#c	10	FRj
CMSUBHUS	FRk	1110001	FRi	CCi	#c	11	FRj
CMMULHS	ACCK	1110010	FRi	CCi	#c	00	FRj
CMMULHU	ACCK	1110010	FRi	CCi	#c	01	FRj
CMMACHS	ACCK	1110010	FRi	CCi	#c	10	FRj
CMMACHU	ACCK	1110010	FRi	CCi	#c	11	FRj
CMQADDHSS	FRk	1110011	FRi	CCi	#c	00	FRj
CMQADDHUS	FRk	1110011	FRi	CCi	#c	01	FRj
CMQSUBHSS	FRk	1110011	FRi	CCi	#c	10	FRj
CMQSUBHUS	FRk	1110011	FRi	CCi	#c	11	FRj
CMQMULHS	ACCK	1110100	FRi	CCi	#c	00	FRj
CMQMULHU	ACCK	1110100	FRi	CCi	#c	01	FRj
CMQMACHS	ACCK	1110100	FRi	CCi	#c	10	FRj
CMQMACHU	ACCK	1110100	FRi	CCi	#c	11	FRj
CMCPXRS	ACCK	1110101	FRi	CCi	#c	00	FRj
CMCPXRU	ACCK	1110101	FRi	CCi	#c	01	FRj
CMCPXIS	ACCK	1110101	FRi	CCi	#c	10	FRj
CMCPXIU	ACCK	1110101	FRi	CCi	#c	11	FRj
CMEXPDHW	FRk	1110110	FRi	CCi	#c	10	#s6
CMEXPDHD	FRk	1110110	FRi	CCi	#c	11	#s6
CMBTOH	FRk	1110111	-	CCi	#c	00	FRj
CMHTOB	FRk	1110111	-	CCi	#c	01	FRj

#c :#cond

		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ACck	1111000	FRi	000000	FRj																												
	ACck	1111000	FRi	000001	FRj																												
	ACck	1111000	FRi	000010	FRj																												
	ACck	1111000	ACci	000100	-																												
	ACck	1111000	ACci	000101	-																												
	ACck	1111000	ACci	000110	-																												
	ACck	1111000	ACci	000111	-																												
	ACck	1111000	ACci	001000	-																												
	ACck	1111000	ACci	001001	-																												
	FRk	1111000	-	001010	FRj																												
	FRk	1111000	FRi	001011	#s6																												
	FRk	1110000	FRi	001100	#s6																												
	FRk	1110000	FRi	001101	#s6																												
	FRk	1110000	ACci	001110	#s6																												
	FRk	1111000	FRi	001111	FRj																												
	FRk	1111000	FRi	010000	FRj																												
	FRk	1111000	FRi	010001	#s6																												
	FRk	1111000	FRi	010011	#s6																												
	FRk	1111000	FRi	010100	FRj																												
	FRk	1111000	#u6_1	100000	#u6_2																												
	FRk	1111000	-	100001	-	#s5																											
	FRk	1111000	#u6_1	100010	#u6_2																												
	FRk	1111000	-	100011	-	#s5																											
	FRk	1111000	#u6_1	100100	#u6_2																												
	FRk	1111000	-	100101	-	#s5																											

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAND																																
MOR																																
MXOR																																
MNOT																																
MROTLI																																
MROTRI																																
MWCUT																																
MWCUTI																																
MAVEH																																
MSLLHI																																
MSRLHI																																
MSRAHI																																
MSATHS																																
MSATHU																																
MCMPSH																																
MCMPUH																																
MADDHSS																																
MADDHUS																																
MSUBHSS																																
MSUBHUS																																
MMULHS																																
MMULHU																																
MMACHS																																
MMACHU																																
MQADDHSS																																
MQADDHUS																																
MQSUBHSS																																
MQSUBHUS																																
MQMULHS																																
MQMULHU																																
MQMACHS																																
MQMACHU																																
MCPXRS																																
MCPXRU																																
MCPXIS																																
MCPXIU																																
MQCPXRS																																
MQCPXRU																																
MQCPXIS																																
MQCPXIU																																
MMULXHS																																
MMULXHU																																
MQMULXHS																																
MQMULXHU																																

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCUT																																
MCUTSS																																
MCUTI																																
MCUTSSI																																
MMRDHS																																
MMRDHU																																
MEXPDHW																																
MEXPDHD																																
MPACKH																																
MUNPACKH																																
MDPACKH																																
MBTOH																																
MHTOB																																
MCLRACC																																
MNOP																																
MRDACC																																
MWTACC																																
MRDACCG																																
MWTACCG																																

2. Instruction Matrix

2.1. Primary Ope-code

op[6:3]	op[2:0]							
	000	001	010	011	100	101	110	111
0000	+++	+++	+++	+++	+++	<i>RETT</i>	Bicc	FBfcc
0001	CKicc	FCKfcc	+++	<i>SCAN</i>	JMPL	JMPIL	+++	CALL
0010	ADDI	ADDIcc	ADDXI	ADDXIcc	SUBI	SUBIcc	SUBXI	SUBXIcc
0011	SMULI	SMULIcc	UMULI	UMULIcc	TIcc	FTIfcc	SDIVI	UDIVI
0100	ANDI	ANDIcc	ORI	ORIcc	XORI	XORIcc	---	---
0101	SLLI	SLLIcc	SRLI	SRLIcc	SRAI	SRAIcc	---	---
0110	LDSBI	<i>LDSHI</i>	<i>LDI</i>	<i>LDDI</i>	---	<i>LDUBI</i>	<i>LDUHI</i>	---
0111	LDBFI	LDHFI	LDFI	LDDFI	---	<i>SETLO</i>	<i>SETHI</i>	<i>SETLOS</i>
1000	---	---	---	---	---	---	+++	<i>SCANI</i>
1001	---	---	---	---	---	<i>SWAPI</i>	STBFI	STHFI
1010	STBI	STHI	STI	STDI	---	STFI	STDFI	---
1011	+++	+++	+++	+++	+++	+++	+++	+++
1100	+++	+++	+++	+++	+++	+++	+++	+++
1101	+++	+++	+++	+++	+++	+++	+++	+++
1110	+++	+++	+++	+++	+++	+++	+++	+++
1111	---	+++	---	+++	---	---	---	---

The column of +++ has the secondary ope-code.

2.2. Secondary Opcode

Primary=0000000

ope[3]	ope[2:0]							
	000	001	010	011	100	101	110	111
0	ADD	ADDcc	ADDX	ADDXcc	SUB	SUBcc	SUBX	SUBXcc
1	SMUL	SMULcc	UMUL	UMULcc	CMPB	CMPBA	SDIV	UDIV

Primary=0000001

ope[3]	ope[2:0]							
	000	001	010	011	100	101	110	111
0	AND	ANDcc	OR	ORcc	XOR	XORcc	NOT	---
1	SLL	SLLcc	SRL	SRLcc	SRA	SRAcc	---	---

Primary=0000010

ope[5:3]	ope[2:0]							
	000	001	010	011	100	101	110	111
000	LDSB	LDUB	LDSH	LDUH	LD	LDD	---	---
001	LDBF	LDHF	LDF	LDDF	---	---	---	---
010	LDSBU	LDUBU	LDSHU	LDUHU	LDU	LDDU	---	---
011	LDBFU	LDHFU	LDFU	LDDFU	---	---	---	---
100	---	---	---	---	---	---	---	---
101	---	---	---	---	---	---	---	---
110	---	---	---	---	---	---	---	---
111	---	---	---	---	---	---	---	---

Primary=0000011

ope[5:3]	ope[2:0]							
	000	001	010	011	100	101	110	111
000	STB	STH	ST	STD	---	<u>SWAP</u>	<u>MOVGS</u>	<u>MOVSG</u>
001	STBF	STHF	STF	STDF	---	<u>MOVFG</u>	<u>MOVFGD</u>	---
010	STBU	STHU	STU	STDU	---	<u>MOVGF</u>	<u>MOVGFD</u>	---
011	STBFU	STHFU	STFU	STDFU	---	---	---	---
100	LRAI	LRAD	---	---	TLBPR	---	---	---
101	---	---	---	---	---	---	---	---
110	ICPL	ICUL	---	---	DCPL	DCUL	---	---
111	ICI	ICEI	DCEI	DCEF	DCI	DCF	<u>BAR</u>	<u>MEMBAR</u>

Primary=0000100

	ope[1:0]			
	00	01	10	11
---	Ticc	FTfcc	<u>MTRAP</u>	BREAK

Primary=0001010

ope[5:3]	ope[2:0]							
	000	001	010	011	100	101	110	111
000	CLRGR	CLRGA	CLRFR	CLRFA	---	---	---	---
001	ANDCR	ORCR	XORCR	NOTCR	NANDCR	NORCR	---	---
010	ANDNCR	ORNCR	---	---	NANDNCR	NORNCR	---	---
011	---	---	---	---	---	---	---	---
100	---	---	---	---	---	---	---	---
101	---	---	---	---	---	---	---	---
110	---	---	---	---	---	---	---	---
111	---	---	---	---	---	---	---	---

Primary=0001110

ope[2:0]							
000	001	010	011	100	101	110	111
---	BctrLR	BiccLR	BCiccLR	---	---	FBfccLR	FCBfccLR

Primary=1000110

ope[2:0]							
000	001	010	011	100	101	110	111
ADDSS	SUBSS	SLASS	---	SCUTSS	SMU	SMASS	SMSSS

Primary=1011000

ope[1:0]			
00	01	10	11
CADD	CSUB	CSMUL	CSDIV

Primary=1011001

ope[1:0]			
00	01	10	11
CADDcc	CSUBcc	CSMULcc	CUDIV

Primary=1011010

ope[1:0]			
00	01	10	11
CAND	COR	CXOR	CNOT

Primary=1011011

ope[1:0]			
00	01	10	11
CANDcc	CORcc	CXORcc	---

Primary=1011100

ope[1:0]			
00	01	10	11
CSLL	CSRL	CSRA	---

Primary=1011101

ope[1:0]			
00	01	10	11
CSLL _{cc}	CSRL _{cc}	CSRA _{cc}	---

Primary=1011110

ope[1:0]			
00	01	10	11
CLDSB	CLDUB	CLDSH	CLDUH

Primary=1011111

ope[1:0]			
00	01	10	11
CLD	CLDD	---	---

Primary=1100000

ope[1:0]			
00	01	10	11
CLDBF	CLDHF	CLDF	CLDDF

Primary=1100001

ope[1:0]			
00	01	10	11
CLDSBU	CLDUBU	CLDSHU	CLDUHU

Primary=1100010

ope[1:0]			
00	01	10	11
CLDU	CLDDU	---	---

Primary=1100011

ope[1:0]			
00	01	10	11
CLDBFU	CLDHFU	CLDFU	CLDDFU

Primary=1100100

ope[1:0]			
00	01	10	11
CSTB	CSTH	CST	CSTD

Primary=1100101

ope[1:0]			
00	01	10	11
---	---	CSWAP	CSCAN

Primary=1100110

ope[1:0]			
00	01	10	11
CSTBF	CSTHF	CSTF	CSTDF

Primary=1100111

ope[1:0]			
00	01	10	11
CSTBU	CSTHU	CSTU	CSTDU

Primary=1101000

ope[1:0]			
00	01	10	11
CSTBFU	CSTHFU	CSTFU	CSTDFU

Primary=1101001

ope[1:0]			
00	01	10	11
CMOVGF	CMOVGFD	CMOVFG	CMOVFGD

Primary=1101010

ope[1:0]			
00	01	10	11
CKKicc	CFCKfcc	CJMPL	---

Primary=1110000

ope[1:0]			
00	01	10	11
CMAND	CMOR	CMXOR	CMNOT

Primary=1110001

ope[1:0]			
00	01	10	11
CMADDHSS	CMADDHUS	CMSUBHSS	CMSUBHUS

Primary=1110010

ope[1:0]			
00	01	10	11
CMMULHS	CMMULHU	CMMACHS	CMMACHU

Primary=1110011

ope[1:0]			
00	01	10	11
CMQADDHSS	CMQADDHUS	CMQSUBHSS	CMQSUBHUS

Primary=1110100

ope[1:0]			
00	01	10	11
CMQMULHS	CMQMULHU	CMQMACHS	CMQMACHU

Primary=1110101

ope[1:0]			
00	01	10	11
CMCPXRS	CMCPXRU	CMCPXIS	CMCPXIU

Primary=1110110

ope[1:0]			
00	01	10	11
---	---	CMEXPDHW	CMEXPDHD

Primary=1110111

ope[1:0]			
00	01	10	11
CMBTOH	CMHTOB	---	---

Primary=1111000

ope[5:3]	ope[2:0]							
	000	001	010	011	100	101	110	111
000	MQXMACHS	MQXMACXHS	MQMACXHS	---	MADDACCS	MSUBACCS	MDADDACCS	MDSUBACCS
001	MASACCS	MDASACCS	MABSHS	MDROTLI	MCPLHI	MCPLI	MDCUTSSI	MQSATHS
010	QMLCLRHS	QMSLLHI	---	MQSRAHI	QMLMTHS	---	---	---
011	---	---	---	---	---	---	---	---
100	MHSETLOS	MHSETLOH	MHSETHIS	MHSETHIH	MHDSETS	MHDSETH	---	---
101	---	---	---	---	---	---	---	---
110	---	---	---	---	---	---	---	---
111	---	---	---	---	---	---	---	---

Primary=1111011

ope[5:3]	ope[2:0]							
	000	001	010	011	100	101	110	111
000	MAND	MOR	MXOR	MNOT	MROTLI	MROTRI	MWCUT	MWCUTI
001	MAVEH	MSLLHI	MSRLHI	MSRAHI	MSATHS	MSATHU	MCMPSH	MCMPUH
010	MADDHSS	MADDHUS	MSUBHSS	MSUBHUS	MMULHS	MMULHU	MMACHS	MMACHU
011	MQADDHS	MQADDHU	MQSUBHSS	MQSUBHUS	MQMULHS	MQMULHU	MQMACHS	MQMACHU
100	MCPXRS	MCPXRU	MCPXIS	MCPXIU	MQCPXRS	MQCPXRU	MQCPXIS	MQCPXIU
101	MMULXHS	MMULXHU	MQMULXHS	MQMULXH	MCUT	MCUTSS	MCUTI	MCUTSSI
110	MMRDHS	MMRDHU	MEXPDPHW	MEXPDHD	MPACKH	MUNPACK	MDPACKH	---
111	MBTOH	MHTOB	---	MCLRACC	MRDACC	MWTACC	MRDACCG	MWTACCG

3. Instruction / Device No. Correspondence table

Instruction	Device No.					
	MB93401	MB93401A	MB93402	MB93403	MB93405	MB93451
ADDSS	N/A	N/A	N/A	N/A	available	available
SUBSS	N/A	N/A	N/A	N/A	available	available
SLASS	N/A	N/A	N/A	N/A	available	available
SCUTSS	N/A	N/A	N/A	N/A	available	available
SMU	N/A	N/A	N/A	N/A	available	available
SMASS	N/A	N/A	N/A	N/A	available	available
SMSSS	N/A	N/A	N/A	N/A	available	available
LRAI	N/A	N/A	N/A	N/A	N/A	available
LRAD	N/A	N/A	N/A	N/A	N/A	available
TLBPR	N/A	N/A	N/A	N/A	N/A	available
MQLCLRHS	N/A	N/A	N/A	N/A	N/A	available
MQLMTHS	N/A	N/A	N/A	N/A	N/A	available
MQSRAHI	N/A	N/A	N/A	N/A	N/A	available
MQSLLHI	N/A	N/A	N/A	N/A	N/A	available
other	available	available	available	available	available	available

4. IACC0 special rule

IACC0(SCR N0. 280-281) is added for MB93405/MB93451. It doesn't exist on MB93401/MB93401A/MB93402/MB93403.

Special rule for IACC0 is below.

1. On MB93401/MB93401A/MB93402/MB93403, when movsg instruction reads IACC0, value is 0. Serialization is occurred.
2. On MB93401/MB93401A/MB93402/MB93403, when movgs instruction writes IACC0, any register is not updated. Serialization is occurred.
3. On MB93405/MB93451, when movsg instruction reads IACC0, correct value is read. Serialization is not occurred.
4. On MB93405/MB93451, when movgs instruction writes IACC0, IACC0 is updated. Serialization is not occurred.

To achieve common context save/restore routine for all FR400 series without checking CPU version, should only saving IACC0 by movsg and restoring IACC0 by movgs.

Index

ADD.....	2, 3	CLDUBU.....	170, 171
ADDcc.....	2, 3	CLDUH.....	170, 171
ADDI.....	2, 3	CLDUHU.....	170, 171
ADDIcc.....	2, 3	CMADDHSS.....	191
ADDSS.....	2	CMADDHUS.....	191
ADDSS.....	3	CMAND.....	189
ADDX.....	2, 3	CMBTOH.....	202
ADDXcc.....	2, 3	CMCPXIS.....	199
ADDXI.....	2, 3	CMCPXIU.....	199
ADDXIcc.....	2, 3	CMCPXRS.....	199
AND.....	11, 12, 162, 164	CMCPXRU.....	199
ANDcc.....	11, 12	CMEXPDHD.....	201
ANDCR.....	62, 63	CMEXPDHW.....	201
ANDI.....	11, 12	CMHTOB.....	202
ANDIcc.....	11, 12	CMMACHS.....	193
ANDNCR.....	62, 63, 64	CMMACHU.....	193
atomic Load Store instructions.....	178	CMMULHS.....	193
BAR.....	76	CMMULHU.....	193
BCiccLR.....	37, 38	CMNOT.....	189
BctrLR.....	36	CMOR.....	189
Bicc.....	32	CMOVFG.....	180
BiccLR.....	37, 38	CMOVFGD.....	180
Break.....	52	CMOVGF.....	180
CADD.....	158	CMOVGFD.....	180
CADDcc.....	160	CMPB.....	16
CALL.....	44	CMPBA.....	16
CALL instruction.....	44	CMQADDHSS.....	195
CAND.....	162	CMQADDHUS.....	195
CANDcc.....	164	CMQMACHS.....	197
CKicc.....	184	CMQMACHU.....	197
CFCKfcc.....	187	CMQMULHS.....	197
CJMPL.....	182	CMQMULHU.....	197
CKicc.....	58	CMQSUBHSS.....	195
CLD.....	170, 171	CMQSUBHUS.....	195
CLDBF.....	172	CMSUBHSS.....	191
CLDBFU.....	172	CMSUBHUS.....	191
CLDD.....	170, 171	CMXOR.....	189
CLDDF.....	172	CNOT.....	162
CLDDFU.....	172, 173	condition code of condition code register	
CLDDU.....	170, 171	for conditional instruction.....	58
CLDF.....	172	condition code register.....	58
CLDFU.....	172, 173	control transfer instruction.....	207
CLDHF.....	172	COR.....	162
CLDHFU.....	172	CORcc.....	164
CLDSB.....	170	CSCAN.....	183
CLDSBU.....	170, 171	CSDIV.....	158
CLDSH.....	170, 171	CSLL.....	166
CLDSHU.....	170, 171	CSLLcc.....	168
CLDU.....	170, 171	CSMUL.....	158
CLDUB.....	170, 171	CSMULcc.....	160

CSRA.....	166	general-purpose register	20, 24
CSRAcc.....	168	GR.....	19, 20, 24, 30
CSRL.....	166	GR Load instructions	19
CSRLcc.....	168	GR Store instructions.....	24
CST.....	174	HSR	67, 68
CSTB.....	174	ICEI.....	69
CSTBF.....	176	ICI.....	66
CSTBFU.....	176	ICPL	72
CSTBU	174	ICUL.....	74
CSTD.....	174	instruction_access_error	66, 69, 72, 74
CSTDF	176	instruction_access_exception	69, 72, 74
CSTDFU	176, 177	instruction_access_MMU_miss	69, 72, 74
CSTDU	174, 175	integer addition and subtraction	
CSTF	176	instructions	3
CSTFU	176, 177	integer division instructions	9
CSTH.....	174	integer multiply instructions.....	6
CSTHF	176	integer shift instructions	14
CSTHFU	176	JMP	43
CSTHU.....	174	JMPIL	43
CSTU.....	174, 175	JMPL.....	43
CSUB	158	LCR	36, 37, 38, 39, 40, 41, 42
CSUBcc	160	LD.....	19, 171
CSWAP.....	178	LDBF	22, 23, 172
CUDIV	160	LDBFI	22
CXOR	162	LDBFU	22, 172
CXORcc.....	164	LDD	19, 171
data_access_error21, 23, 25, 27, 29, 67, 68,		LDDF.....	22, 23, 172
70, 71, 73, 75, 171, 173, 175, 177, 178		LDDFI	22
data_access_exception21, 23, 25, 27, 29, 70,		LDDFU.....	22, 173
71, 73, 75, 171, 173, 175, 177, 178		LDDI.....	19, 20
data_access_MMU_miss 21, 23, 25, 27, 29,		LDDU	19, 20, 171
70, 71, 73, 75, 171, 173, 175, 177, 178		LDF	22, 23, 172
data_store_error.. 25, 27, 29, 175, 177, 178		LDFI.....	22
DCEF.....	71	LDFU.....	22, 173
DCEI	70	LDHF	22, 23, 172
DCF	68	LDHFI	22
DCI.....	67	LDHFU	22, 172
DCPL.....	73	LDI	19, 20
DCUL.....	75	LDSB.....	19, 170
division_exception	9, 158, 161	LDSBI.....	19, 20
FBfcc	34	LDSBU	19, 171
FBfccLR	40	LDSH.....	19, 171
FCBfccLR.....	40	LDSHI	19, 20
FCKfcc.....	60	LDSHU.....	19, 20, 171
floating-point instruction.....	76	LDU	19, 20, 171
fp_disabled.. 23, 27, 30, 35, 41, 50, 61, 173,		LDUB	19, 171
177, 181		LDUBI.....	19, 20
FR.....	22, 23, 26, 27, 30	LDUBU	19, 20, 171
FR Load instructions	22	LDUH	19, 171
FR Store instructions.....	26	LDUHI	19, 20
FTfcc.....	49	LDUHU	19, 20, 171
FTIfcc	49	LR	36, 37, 38, 39, 40, 41, 42, 43, 44

LRAD	80	MOR	86, 189
LRAI	78	MOVFG	30, 180
MABSHS	96	MOVFGD	30, 180
MADDACCS	145	MOVGF	30, 180
MADDHSS	98, 191	MOVGFD	30, 180
MADDHUS	98, 191	MOVGS	30
MAND	86, 189	MOVSG	30
MASACCS	149	mp_disabled ..	52, 53, 85, 86, 87, 90, 91, 92,
MAVEH	90		94, 95, 96, 97, 99, 101, 103, 105, 107,
MBTOH	139, 140, 202		110, 112, 114, 116, 117, 119, 121, 124,
MCLRACC	143		127, 129, 131, 132, 134, 136, 138, 140,
MCMPSH	97		141, 142, 143, 144, 145, 146, 147, 148,
MCMPUH	97		149, 150, 153, 154, 155, 156, 190, 191,
MCPLHI	141		194, 195, 198, 199, 201, 202
MCPLI	142	MPACKH	135
MCPXIS	123	MQADDHSS	108, 195
MCPXIU	123	MQADDHUS	108, 109, 195
MCPXRS	123	MQCPXIS	125
MCPXRU	123	MQCPXIU	125
MCUT	128, 129	MQCPXRS	125
MCUTI	128	MQCPXRU	125
MCUTSS	130, 131	QMLCLRHS	154
MCUTSSI	130	QMLMTHS	155
MDADDACCS	147	MQMACHS	115, 116, 154, 155, 197
MDASAACCS	150	MQMACHU	115, 197
MDASACCS	150	MQMACXHS	121
MDCUTSSI	132	MQMULHS	111, 112, 197
MDPACKH	137, 138	MQMULHU	111, 197
MDROTLI	92	MQMULXHS	113, 114
MDSUBACCS	148	MQMULXHU	113
media average instruction	90	MQSATHS	95
media instruction	1, 76, 77	MQSUBHSS	108, 195
MEMBAR	77	MQSUBHUS	108, 109, 195
MEXPDHD	133, 201	MQXMACHS	117
MEXPDHW	133, 201	MQXMACXHS	119
MHDSETH	152	MRDACC	144
MHDSETS	152	MRDACCG	144
MHSETHIH	152	MROTLI	87
MHSETHIS	152	MROTRI	87
MHSETLOH	152, 156	MSATHS	93
MHSETLOS	152, 156	MSATHU	93
MHTOB	139, 140, 202	MSLLHI	91
MMACHS	104, 105, 193	MSRAHI	91
MMACHU	104, 193	MSRLHI	91
MMRDHS	106, 107	MSUBACCS	146
MMRDHU	106	MSUBHSS	98, 191
MMULHS	100, 193	MSUBHUS	98, 99, 191
MMULHU	100, 193	Mtrap	53
MMULXHS	102	multiple control transfer instruction ...	209
MMULXHU	102	MUNPACKH	135
MNOP	85	MWCUT	88
MNOT	86	MWCUTI	88

MWTACC	144	ST	24, 174
MWTACCG	144	STB	24, 174
MXOR	86	STBF	26, 27, 176
NANDCR	62, 64	STBFI	26
NANDNCR	62, 63, 65	STBFU	26, 176
NOP	47, 50, 72, 73, 74, 75	STBI	24
NORCR	62, 64	STBU	24, 174
NORNCR	62, 63, 65	STD	24, 174
NOT	11, 12, 162	STDF	26, 27, 176
NOTCR	62, 63, 65	STDFI	26
OR	11, 12, 162, 164	STDFU	26, 177
ORcc	11, 12	STDI	24
ORCR	62, 63, 64	STDU	24, 175
ORI	11, 12	STF	26, 27, 176
ORlcc	11, 12	STFI	26
ORNCR	62, 63, 65	STFU	26, 177
packing flag	205	STH	24
PCSR	45	STHF	26, 27, 176
privileged_instruction	30, 45	STHFI	26
PSR	45, 76	STHFU	26, 176
register transfer instructions	30, 180	STHI	24
RETT	45	STHU	24, 174
RETT instruction	45	STI	24
SCAN	56	STU	24, 175
SCANI	56	SUB	2, 3
SCUTSS	17	SUBcc	2, 3
SDIV	9	SUBI	2, 3
SDIVI	9	SUBlcc	2, 3
SETHI	54	SUBSS	2
SETHI instruction	54	SUBSS	3
SETLO	54	SUBX	2, 3
SETLOS	54	SUBXcc	2, 3
SLASS	13, 14	SUBXI	2, 3
SLL	13, 14	SUBXIcc	2, 3
SLLcc	13, 14	SWAP	28, 178
SLLI	13, 14	swap instruction	28
SLLlcc	13, 14	swap instructions	28
SMASS	7	SWAPI	28
SMSSS	7	TBR	47, 50
SMU	8	TLBPR	82
SMUL	5, 6	trap_instruction	47, 50
SMULcc	5, 6	UDIV	9
SMULI	5	UDIVI	9
SMULlcc	5	UMUL	5, 6
SRA	13, 14	UMULcc	5, 6
SRAcc	13, 14	UMULI	5
SRAI	13, 14	UMULlcc	5, 6
SRAlcc	13, 14	VLIW	205
SRL	13, 14	VLIW instruction	206
SRLcc	13, 14	XOR	11, 12, 162, 164
SRLI	13, 14	XORcc	11, 12
SRLlcc	13, 14	XORCR	62, 63, 64

XORI 11, 12

XORlcc 11, 12