Intel® Itanium® Architecture Software Developer's Manual Revision 2.3

Volume 3: Intel[®] Itanium[®] Instruction Set

......



(intel)



Intel[®] Itanium[®] Architecture Software Developer's Manual

Volume 3: Intel[®] Itanium[®] Instruction Set Reference

Revision 2.3 May 2010

Document Number: 323207

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel[®] processors based on the Itanium architecture may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling1-800-548-4725, or by visiting Intel's website at http://www.intel.com.

Intel, Itanium, Pentium, VTune and MMX are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Copyright © 1999-2010, Intel Corporation

*Other names and brands may be claimed as the property of others.

Intel[®] Itanium[®] Architecture Software Developer's Manual, Rev. 2.3

Contents

1	About	this Manual	. 3:1
	1.1	Overview of Volume 1: Application Architecture 1.1.1 Part 1: Application Architecture Guide 1.1.2 Part 2: Optimization Guide for the Intel® Itanium® Architecture	. 3:1 . 3:1
	1.2	Overview of Volume 2: System Architecture. 1.2.1 Part 1: System Architecture Guide. 1.2.2 Part 2: System Programmer's Guide .	. 3:2
	1.3 1.4 1.5	1.2.3 Appendices. Overview of Volume 3: Intel® Itanium® Instruction Set Reference Overview of Volume 4: IA-32 Instruction Set Reference. Terminology	. 3:4
	1.6 1.7	Related Documents	. 3:5 . 3:6
2	Instru	ction Reference	3:11
	2.1 2.2	Instruction Page Conventions.	3:11 3:13
3	Pseud	lo-Code Functions	3:281
4	Instru	ction Formats	3:293
	4.1	Format Summary	3:294
	4.2	A-Unit Instruction Encodings	3:300
		4.2.1 Integer ALU	3:300
		4.2.2 Integer Compare. 4.2.3 Multimedia	3:302
	4.3	4.2.3 Multimedia	
	7.5	4.3.1 Multimedia and Variable Shifts	3.310
		4.3.2 Integer Shifts	
		4.3.3 Test Bit	3:316
		4.3.4 Miscellaneous I-Unit Instructions	3:318
		4.3.5 GR/BR Moves.	3:320
		 4.3.6 GR/Predicate/IP Moves 4.3.7 GR/AR Moves (I-Unit). 	3:321
		4.3.8 Sign/Zero Extend/Compute Zero Index	3.321
		4.3.9 Test Feature	3:323
	4.4	M-Unit Instruction Encodings	
		4.4.1 Loads and Stores	3:323
		4.4.2 Line Prefetch	
		4.4.3 Semaphores	
		4.4.4 Set/Get FR 4.4.5 Speculation and Advanced Load Checks	3:339
		4.4.6 Cache/Synchronization/RSE/ALAT	3.340
		4.4.7 GR/AR Moves (M-Unit).	3:342
		4.4.8 GR/CR Moves	3:343
		4.4.9 Miscellaneous M-Unit Instructions	3:344
		4.4.10 System/Memory Management	3:345
		4.4.11 Nop/Hint (M-Unit)	3:349
	4.5	B-Unit Instruction Encodings	
		4.5.1 Branches 4.5.2 Branch Predict/Nop/Hint	3.300
		4.5.3 Miscellaneous B-Unit Instructions	3:355
	4.6	F-Unit Instruction Encodings.	
		4.6.1 Arithmetic	3:358

		4.6.2 Parallel Floating-point Select	3:359
		4.6.3 Compare and Člassify	3:359
		4.6.4 Approximation	
		4.6.5 Minimum/Maximum and Parallel Compare	3:362
		4.6.6 Merge and Logical.	
		4.6.7 Conversion	
		4.6.8 Status Field Manipulation	
		4.6.9 Miscellaneous F-Unit Instructions	3:365
	4.7	X-Unit Instruction Encodings	
		4.7.1 Miscellaneous X-Unit Instructions	3:365
		4.7.2 Move Long Immediate ₆₄	3.366
		4.7.2Move Long Immediate ₆₄ 4.7.3Long Branches	3:367
		4.7.4 Nop/Hint (X-Unit)	3:368
	4.8	Immediate Formation.	
5	Resou	rce and Dependency Semantics	8:371
	5.1	Reading and Writing Resources	
	5.2	Dependencies and Serialization	2.371
	5.3	Resource and Dependency Table Format Notes	2.372
	0.0	5.3.1 Special Case Instruction Rules	3.374
		5.3.2 RAW Dependency Table	
		5.3.3 WAW Dependency Table	
		5.3.4 WAR Dependency Table	
		5.3.5 Listing of Rules Referenced in Dependency Tables	2.387
	5.4	Support Tables	3.380
Index	-		
muex.			2.33/

Figures

2-1	Add Pointer.	
2-2	Stack Frame	
2-3	Operation of br.ctop and br.cexit	
2-4	Operation of br.wtop and br.wexit.	
2-5	Deposit Example (merge_form)	3:51
2-6	Deposit Example (zero_form).	
2-7	Extract Example	
2-8	Floating-point Merge Negative Sign Operation	
2-9	Floating-point Merge Sign Operation	
2-10	Floating-point Merge Sign and Exponent Operation	
2-11	Floating-point Mix Left	3:83
2-12	Floating-point Mix Right	3:83
2-13	Floating-point Mix Left-Right.	3:83
2-14	Floating-point Pack	
2-15	Floating-point Parallel Merge Negative Sign Operation	3:111
2-16	Floating-point Parallel Merge Sign Operation.	
2-17	Floating-point Parallel Merge Sign and Exponent Operation	
2-18	Floating-point Swap	
2-19	Floating-point Swap Negate Left	
2-20	Floating-point Swap Negate Right	
2-21	Floating-point Sign Extend Left	
2-22	Floating-point Sign Extend Right	
2-23	Function of getf.exp	
2-24	Function of getf.sig	

2-25	Mix Examples	3:170
2-26	Mux1 Operation (8-bit elements)	3:190
2-27	Mux2 Examples (16-bit elements)	3:191
2-28	Pack Operation	3:195
2-29	Parallel Add Examples.	3:197
2-30	Parallel Average Example	3:201
2-31	Parallel Average with Round Away from Zero Example	3:202
2-32	Parallel Average Subtract Example	3:204
2-33	Parallel Compare Examples	3:206
2-34	Parallel Maximum Examples	3:209
2-35	Parallel Minimum Examples	3:211
2-36	Parallel Multiply Operation.	3:213
2-37	Parallel Multiply and Shift Right Operation	3:214
2-38	Parallel Sum of Absolute Difference Example	3:220
2-39	Parallel Shift Left Examples.	3:222
2-40	Parallel Subtract Examples	3:227
2-41	Function of setf.exp	3:242
2-42	Function of setf.sig.	3:242
2-43	Shift Left and Add Pointer	3:246
2-44	Shift Right Pair	3:248
2-45	Unpack Operation	3:271
4-1	Bundle Format	3:293

Tables

2-1	Instruction Page Description
2-2	Instruction Page Font Conventions
2-3	Register File Notation
2-4	C Syntax Differences
2-5	Pervasive Conditions Not Included in Instruction Description Code
2-6	Branch Types
2-7	Branch Whether Hint
2-8	Sequential Prefetch Hint
2-9	Branch Cache Deallocation Hint
2-10	Long Branch Types
2-11	IP-relative Branch Predict Whether Hint
2-12	Indirect Branch Predict Whether Hint
2-13	Importance Hint
2-14	ALAT Clear Completer
2-15	Comparison Types
2-16	64-bit Comparison Relations for Normal and unc Compares
2-17	64-bit Comparison Relations for Parallel Compares
2-18	Immediate Range for 32-bit Compares
2-19	Memory Compare and Exchange Size
2-20	Compare and Exchange Semaphore Types
2-21	Result Ranges for czx
2-22	Specified <i>pc</i> Mnemonic Values
2-23	<i>sf</i> Mnemonic Values
2-24	Floating-point Class Relations

0.05		~ 4
2-25	Floating-point Classes	
2-26	Floating-point Comparison Types	
2-27	Floating-point Comparison Relations	
2-28	Fetch and Add Semaphore Types.	
2-29	Floating-point Parallel Comparison Results	
2-30	Floating-point Parallel Comparison Relations	
2-31	Hint Immediates	
2-32	sz Completers	
2-33	Load Types	
2-34	Load Hints	
2-35	fsz Completers	
2-36	FP Load Types	
2-37	<i>Iftype</i> Mnemonic Values	
2-38	Ifhint Mnemonic Values	
2-39	Move to BR Whether Hints	
2-40	Indirect Register File Mnemonics	80
2-41	Mux Permutations for 8-bit Elements	90
2-42	Pack Saturation Limits.	95
2-43	Parallel Add Saturation Completers	97
2-44	Parallel Add Saturation Limits	97
2-45	Pcmp Relations	
2-46	Parallel Multiply and Shift Right Shift Options	
2-47	Faults for regular_form and fault_form Probe Instructions	
2-48	Parallel Subtract Saturation Completers	
2-49	Parallel Subtract Saturation Limits	
2-50	Store Types	
2-51	Store Hints.	
2-52	xsz Mnemonic Values	
2-53	Test Bit Relations for Normal and unc tbits	
2-54	Test Bit Relations for Parallel tbits.	
2-55	Test Feature Relations for Normal and unc tf	
2-56	Test Feature Relations for Parallel tf	
2-57	Test Feature Features Assignment	
2-58	Test NaT Relations for Normal and unc thats	
2-59	Test NaT Relations for Parallel thats	
2-59	Memory Exchange Size	
2-00 3-1	Pseudo-code Functions	
	Relationship between Instruction Type and Execution Unit Type	
4-1 4-2		
4-2 4-3	Template Field Encoding and Instruction Slot Mapping 3:29 Major Operade Assignments 3:29	
4-3 4-4	Major Opcode Assignments	
	Instruction Format Summary	
4-5	Instruction Field Color Key	
4-6	Instruction Field Names	
4-7	Special Instruction Notations	
4-8	Integer ALU 2-bit+1-bit Opcode Extensions	
4-9	Integer ALU 4-bit+2-bit Opcode Extensions	
4-10	Integer Compare Opcode Extensions	
4-11	Integer Compare Immediate Opcode Extensions	
4-12	Multimedia ALU 2-bit+1-bit Opcode Extensions	
4-13	Multimedia ALU Size 1 4-bit+2-bit Opcode Extensions	
4-14	Multimedia ALU Size 2 4-bit+2-bit Opcode Extensions	07

4-15	Multimedia ALU Size 4 4-bit+2-bit Opcode Extensions)8
4-16	Multimedia and Variable Shift 1-bit Opcode Extensions	0
4-17	Multimedia Opcode 7 Size 1 2-bit Opcode Extensions	0
4-18	Multimedia Opcode 7 Size 2 2-bit Opcode Extensions	1
4-19	Multimedia Opcode 7 Size 4 2-bit Opcode Extensions	1
4-20	Variable Shift Opcode 7 2-bit Opcode Extensions	2
4-21	Integer Shift/Test Bit/Test NaT 2-bit Opcode Extensions	5
4-22	Deposit Opcode Extensions	5
4-23	Test Bit Opcode Extensions	
4-24	Misc I-Unit 3-bit Opcode Extensions.	
4-25	Misc I-Unit 6-bit Opcode Extensions	
4-26	Misc I-Unit 1-bit Opcode Extensions	
4-27	Move to BR Whether Hint Completer	
4-28	Integer Load/Store/Semaphore/Get FR 1-bit Opcode Extensions	
4-29	Floating-point Load/Store/Load Pair/Set FR 1-bit Opcode Extensions	
4-30	Integer Load/Store Opcode Extensions	
4-31	Integer Load +Reg Opcode Extensions	
4-32	Integer Load/Store +Imm Opcode Extensions	
4-33	Semaphore/Get FR/16-Byte Opcode Extensions	
4-34	Floating-point Load/Store/Lfetch Opcode Extensions	
4-35	Floating-point Load/Lfetch +Reg Opcode Extensions	
4-36	Floating-point Load/Store/Lfetch +Imm Opcode Extensions	
4-37	Floating-point Load Pair/Set FR Opcode Extensions	
4-38	Floating-point Load Pair +Imm Opcode Extensions	
4-39	Load Hint Completer.	
4-40	Store Hint Completer	
4-41	Line Prefetch Hint Completer	
4-42	Opcode 0 System/Memory Management 3-bit Opcode Extensions	
4-43	Opcode 0 System/Memory Management 4-bit+2-bit Opcode Extensions	
4-44	Opcode 1 System/Memory Management 3-bit Opcode Extensions	
4-45	Opcode 1 System/Memory Management 6-bit Opcode Extensions	
4-46	Misc M-Unit 1-bit Opcode Extensions	
4-47	IP-Relative Branch Types	
4-48	Indirect/Miscellaneous Branch Opcode Extensions	
4-40 4-49	Indirect Branch Types	
4-49 4-50	Indirect Branch Types	
4-50 4-51	Sequential Prefetch Hint Completer	
4-51	Branch Whether Hint Completer	
4-52	Indirect Call Whether Hint Completer	
4-54	Branch Cache Deallocation Hint Completer	
4-54	Indirect Predict/Nop/Hint Opcode Extensions	
4-55 4-56	Branch Importance Hint Completer	
4-50 4-57	IP-Relative Predict Whether Hint Completer	
4-57 4-58	·	
4-58 4-59	Indirect Predict Whether Hint Completer	
4-59 4-60		
	Opcode 0 Miscellaneous Floating-point 6-bit Opcode Extensions	
4-61	Opcode 1 Miscellaneous Floating-point 6-bit Opcode Extensions	
4-62	Reciprocal Approximation 1-bit Opcode Extensions	
4-63	Floating-point Status Field Completer	
4-64	Floating-point Arithmetic 1-bit Opcode Extensions	
4-65	Fixed-point Multiply Add and Select Opcode Extensions	Ø

4-66	Floating-point Compare Opcode Extensions
4-67	Floating-point Class 1-bit Opcode Extensions
4-68	Misc F-Unit 1-bit Opcode Extensions
4-69	Misc X-Unit 3-bit Opcode Extensions
4-70	Misc X-Unit 6-bit Opcode Extensions
4-71	Move Long 1-bit Opcode Extensions
4-72	Long Branch Types
4-73	Misc X-Unit 1-bit Opcode Extensions
4-74	Immediate Formation
5-1	Semantics of Dependency Codes
5-2	RAW Dependencies Organized by Resource
5-3	WAW Dependencies Organized by Resource
5-4	WAR Dependencies Organized by Resource
5-5	Instruction Classes

§

The Intel[®] Itanium[®] architecture is a unique combination of innovative features such as explicit parallelism, predication, speculation and more. The architecture is designed to be highly scalable to fill the ever increasing performance requirements of various server and workstation market segments. The Itanium architecture features a revolutionary 64-bit instruction set architecture (ISA) which applies a new processor architecture technology called EPIC, or Explicitly Parallel Instruction Computing. A key feature of the Itanium architecture is IA-32 instruction set compatibility.

The Intel[®] Itanium[®] Architecture Software Developer's Manual provides a comprehensive description of the programming environment, resources, and instruction set visible to both the application and system programmer. In addition, it also describes how programmers can take advantage of the features of the Itanium architecture to help them optimize code.

1.1 Overview of Volume 1: Application Architecture

This volume defines the Itanium application architecture, including application level resources, programming environment, and the IA-32 application interface. This volume also describes optimization techniques used to generate high performance software.

1.1.1 Part 1: Application Architecture Guide

Chapter 1, "About this Manual" provides an overview of all volumes in the Intel[®] Itanium[®] Architecture Software Developer's Manual.

Chapter 2, "Introduction to the $Intel^{\mathbb{R}}$ Itanium^{\mathbb{R}} Architecture" provides an overview of the architecture.

Chapter 3, "Execution Environment" describes the Itanium register set used by applications and the memory organization models.

Chapter 4, "Application Programming Model" gives an overview of the behavior of Itanium application instructions (grouped into related functions).

Chapter 5, "Floating-point Programming Model" describes the Itanium floating-point architecture (including integer multiply).

Chapter 6, "IA-32 Application Execution Model in an Intel[®] Itanium[®] System Environment" describes the operation of IA-32 instructions within the Itanium System Environment from the perspective of an application programmer.

1.1.2 Part 2: Optimization Guide for the Intel[®] Itanium[®] Architecture

Chapter 1, "About the Optimization Guide" gives an overview of the optimization guide.

Chapter 2, "Introduction to Programming for the Intel[®] Itanium[®] Architecture" provides an overview of the application programming environment for the Itanium architecture.

Chapter 3, "Memory Reference" discusses features and optimizations related to control and data speculation.

Chapter 4, "Predication, Control Flow, and Instruction Stream" describes optimization features related to predication, control flow, and branch hints.

Chapter 5, "Software Pipelining and Loop Support" provides a detailed discussion on optimizing loops through use of software pipelining.

Chapter 6, "Floating-point Applications" discusses current performance limitations in floating-point applications and features that address these limitations.

1.2 Overview of Volume 2: System Architecture

This volume defines the Itanium system architecture, including system level resources and programming state, interrupt model, and processor firmware interface. This volume also provides a useful system programmer's guide for writing high performance system software.

1.2.1 Part 1: System Architecture Guide

Chapter 1, "About this Manual" provides an overview of all volumes in the Intel[®] Itanium[®] Architecture Software Developer's Manual.

Chapter 2, "Intel[®] Itanium[®] System Environment" introduces the environment designed to support execution of Itanium architecture-based operating systems running IA-32 or Itanium architecture-based applications.

Chapter 3, "System State and Programming Model" describes the Itanium architectural state which is visible only to an operating system.

Chapter 4, "Addressing and Protection" defines the resources available to the operating system for virtual to physical address translation, virtual aliasing, physical addressing, and memory ordering.

Chapter 5, "Interruptions" describes all interruptions that can be generated by a processor based on the Itanium architecture.

Chapter 6, "Register Stack Engine" describes the architectural mechanism which automatically saves and restores the stacked subset (GR32 – GR 127) of the general register file.

Chapter 7, "Debugging and Performance Monitoring" is an overview of the performance monitoring and debugging resources that are available in the Itanium architecture.

Chapter 8, "Interruption Vector Descriptions" lists all interruption vectors.

Chapter 9, "IA-32 Interruption Vector Descriptions" lists IA-32 exceptions, interrupts and intercepts that can occur during IA-32 instruction set execution in the Itanium System Environment.

Chapter 10, "Itanium[®] Architecture-based Operating System Interaction Model with IA-32 Applications" defines the operation of IA-32 instructions within the Itanium System Environment from the perspective of an Itanium architecture-based operating system.

Chapter 11, "Processor Abstraction Layer" describes the firmware layer which abstracts processor implementation-dependent features.

1.2.2 Part 2: System Programmer's Guide

Chapter 1, "About the System Programmer's Guide" gives an introduction to the second section of the system architecture guide.

Chapter 2, "MP Coherence and Synchronization" describes multiprocessing synchronization primitives and the Itanium memory ordering model.

Chapter 3, "Interruptions and Serialization" describes how the processor serializes execution around interruptions and what state is preserved and made available to low-level system code when interruptions are taken.

Chapter 4, "Context Management" describes how operating systems need to preserve Itanium register contents and state. This chapter also describes system architecture mechanisms that allow an operating system to reduce the number of registers that need to be spilled/filled on interruptions, system calls, and context switches.

Chapter 5, "Memory Management" introduces various memory management strategies.

Chapter 6, "Runtime Support for Control and Data Speculation" describes the operating system support that is required for control and data speculation.

Chapter 7, "Instruction Emulation and Other Fault Handlers" describes a variety of instruction emulation handlers that Itanium architecture-based operating systems are expected to support.

Chapter 8, "Floating-point System Software" discusses how processors based on the Itanium architecture handle floating-point numeric exceptions and how the software stack provides complete IEEE-754 compliance.

Chapter 9, "IA-32 Application Support" describes the support an Itanium architecture-based operating system needs to provide to host IA-32 applications.

Chapter 10, "External Interrupt Architecture" describes the external interrupt architecture with a focus on how external asynchronous interrupt handling can be controlled by software.

Chapter 11, "I/O Architecture" describes the I/O architecture with a focus on platform issues and support for the existing IA-32 I/O port space.

Chapter 12, "Performance Monitoring Support" describes the performance monitor architecture with a focus on what kind of support is needed from Itanium architecture-based operating systems.

Chapter 13, "Firmware Overview" introduces the firmware model, and how various firmware layers (PAL, SAL, UEFI, ACPI) work together to enable processor and system initialization, and operating system boot.

1.2.3 Appendices

Appendix A, "Code Examples" provides OS boot flow sample code.

1.3 Overview of Volume 3: Intel[®] Itanium[®] Instruction Set Reference

This volume is a comprehensive reference to the Itanium instruction set, including instruction format/encoding.

Chapter 1, "About this Manual" provides an overview of all volumes in the Intel[®] Itanium[®] Architecture Software Developer's Manual.

Chapter 2, "Instruction Reference" provides a detailed description of all Itanium instructions, organized in alphabetical order by assembly language mnemonic.

Chapter 3, "Pseudo-Code Functions" provides a table of pseudo-code functions which are used to define the behavior of the Itanium instructions.

Chapter 4, "Instruction Formats" describes the encoding and instruction format instructions.

Chapter 5, "Resource and Dependency Semantics" summarizes the dependency rules that are applicable when generating code for processors based on the Itanium architecture.

1.4 Overview of Volume 4: IA-32 Instruction Set Reference

This volume is a comprehensive reference to the IA-32 instruction set, including instruction format/encoding.

Chapter 1, "About this Manual" provides an overview of all volumes in the Intel[®] Itanium[®] Architecture Software Developer's Manual.

Chapter 2, "Base IA-32 Instruction Reference" provides a detailed description of all base IA-32 instructions, organized in alphabetical order by assembly language mnemonic.

Chapter 3, "IA-32 Intel[®] MMX[™] Technology Instruction Reference" provides a detailed description of all IA-32 Intel[®] MMX[™] technology instructions designed to increase performance of multimedia intensive applications. Organized in alphabetical order by assembly language mnemonic.

Chapter 4, "IA-32 SSE Instruction Reference" provides a detailed description of all IA-32 SSE instructions designed to increase performance of multimedia intensive applications, and is organized in alphabetical order by assembly language mnemonic.

1.5 Terminology

The following definitions are for terms related to the Itanium architecture and will be used throughout this document:

Instruction Set Architecture (ISA) – Defines application and system level resources. These resources include instructions and registers.

Itanium Architecture – The new ISA with 64-bit instruction capabilities, new performance- enhancing features, and support for the IA-32 instruction set.

IA-32 Architecture – The 32-bit and 16-bit Intel architecture as described in the *Intel*[®] **64** and **IA-32** Architectures Software Developer's Manual.

Itanium System Environment – The operating system environment that supports the execution of both IA-32 and Itanium architecture-based code.

Itanium[®] Architecture-based Firmware – The Processor Abstraction Layer (PAL) and System Abstraction Layer (SAL).

Processor Abstraction Layer (PAL) – The firmware layer which abstracts processor features that are implementation dependent.

System Abstraction Layer (SAL) – The firmware layer which abstracts system features that are implementation dependent.

1.6 Related Documents

The following documents can be downloaded at the Intel's Developer Site at http://developer.intel.com:

- Dual-Core Update to the Intel® Itanium® 2 Processor Reference Manual for Software Development and Optimization Document number 308065 provides model-specific information about the dual-core Itanium processors.
- Intel[®] Itanium[®] 2 Processor Reference Manual for Software Development and Optimization – This document (Document number 251110) describes model-specific architectural features incorporated into the Intel[®] Itanium[®] 2 processor, the second processor based on the Itanium architecture.
- Intel[®] Itanium[®] Processor Reference Manual for Software Development This document (Document number 245320) describes model-specific architectural features incorporated into the Intel[®] Itanium[®] processor, the first processor based on the Itanium architecture.

- Intel[®] 64 and IA-32 Architectures Software Developer's Manual This set of manuals describes the Intel 32-bit architecture. They are available from the Intel Literature Department by calling 1-800-548-4725 and requesting Document Numbers 243190, 243191and 243192.
- Intel[®] Itanium[®] Software Conventions and Runtime Architecture Guide This document (Document number 245358) defines general information necessary to compile, link, and execute a program on an Itanium architecture-based operating system.
- *Intel*[®] *Itanium*[®] *Processor Family System Abstraction Layer Specification* This document (Document number 245359) specifies requirements to develop platform firmware for Itanium architecture-based systems.

The following document can be downloaded at the Unified EFI Forum website at http://www.uefi.org:

• **Unified Extensible Firmware Interface Specification** – This document defines a new model for the interface between operating systems and platform firmware.

1.7 Revision History

Date of Revision	Revision Number	Description
March 2010	2.3	Added information about illegal virtualization optimization combinations and IIPA requirements. Added Resource Utilization Counter and PAL_VP_INFO. PAL_VP_INIT and VPD.vpr changes. New PAL_VPS_RESUME_HANDLER parameter to indicate RSE Current Frame Load Enable setting at the target instruction. PAL_VP_INIT_ENV implementation-specific configuration option. Minimum Virtual address increased to 54 bits. New PAL_MC_ERROR_INFO health indicator. New PAL_MC_ERROR_INJECT implementation-specific bit fields. MOV-to_SR.L reserved field checking. Added virtual machine disable. Added variable frequency mode additions to ACPI P-state description. Removed <i>pal_proc_vector</i> argument from PAL_VP_SAVE and PAL_VP_RESTORE. Added PAL_PROC_SET_FEATURES data speculation disable. Added Interruption Instruction Bundle registers. Min-state save area size change. PAL_MC_DYNAMIC_STATE changes. PAL_PROC_SET_FEATURES data poisoning promotion changes. ACPI P-state clarifications. Synchronization requirements for virtualization opcode optimization. New priority hint and multi-threading hint recommendations.

Date of Revision	Revision Number	Description
August 2005	2.2	Allow register fields in CR.LID register to be read-only and CR.LID checking on interruption messages by processors optional. See Vol 2, Part I, Ch 5 "Interruptions" and Section 11.2.2 PALE_RESET Exit State for details.
		Relaxed reserved and ignored fields checkings in IA-32 application registers in Vol 1 Ch 6 and Vol 2, Part I, Ch 10.
		Introduced visibility constraints between stores and local purges to ensure TLB consistency for UP VHPT update and local purge scenarios. See Vol 2, Part I, Ch 4 and description of $ptc.l$ instruction in Vol 3 for details.
		Architecture extensions for processor Power/Performance states (P-states). See Vol 2 PAL Chapter for details.
		Introduced Unimplemented Instruction Address fault.
		Relaxed ordering constraints for VHPT walks. See Vol 2, Part I, Ch 4 and 5 for details.
		Architecture extensions for processor virtualization.
		All instructions which must be last in an instruction group results in undefine behavior when this rule is violated.
		Added architectural sequence that guarantees increasing ITC and PMD values on successive reads.
		Addition of PAL_BRAND_INFO, PAL_GET_HW_POLICY, PAL_MC_ERROR_INJECT, PAL_MEMORY_BUFFER,
		PAL_SET_HW_POLICY and PAL_SHUTDOWN procedures. Allows IPI-redirection feature to be optional.
		Undefined behavior for 1-byte accesses to the non-architected regions in the
		IPI block.
		Modified insertion behavior for TR overlaps. See Vol 2, Part I, Ch 4 for detail
		"Bus parking" feature is now optional for PAL_BUS_GET_FEATURES.
		Introduced low-power synchronization primitive using hint instruction.
		FR32-127 is now preserved in PAL calling convention.
		New return value from PAL_VM_SUMMARY procedure to indicate the number of multiple concurrent outstanding TLB purges.
		Performance Monitor Data (PMD) registers are no longer sign-extended.
		New memory attribute transition sequence for memory on-line delete. See Vo 2, Part I, Ch 4 for details.
		Added 'shared error' (se) bit to the Processor State Parameter (PSP) in PAL_MC_ERROR_INFO procedure.
		Clarified PMU interrupts as edge-triggered.
		Modified 'proc_number' parameter in PAL_LOGICAL_TO_PHYSICAL procedure.
		Modified pal_copy_info alignment requirements.
		New bit in PAL_PROC_GET_FEATURES for variable P-state performance.
		Clarified descriptions for check_target_register and check_target_register_sof.
		Various fixes in dependency tables in Vol 3 Ch 5.
		Clarified effect of sending IPIs to non-existent processor in Vol 2, Part I, Ch
		Clarified instruction serialization requirements for interruptions in Vol 2, Part I Ch 3.
		Updated performance monitor context switch routine in Vol 2, Part I, Ch 7.

Date of Revision	Revision Number	Description
August 2002	2.1	Added Predicate Behavior of alloc Instruction Clarification (Section 4.1.2, Part I, Volume 1; Section 2.2, Part I, Volume 3).
		Added New \pm c.i Instruction (Section 4.4.6.1, and 4.4.6.2, Part I, Volume 1; Section 4.3.3, 4.4.1, 4.4.5, 4.4.6, 4.4.7, 5.5.2, and 7.1.2, Part I, Volume 2; Section 2.5, 2.5.1, 2.5.2, 2.5.3, and 4.5.2.1, Part II, Volume 2; Section 2.2, 3, 4.1, 4.4.6.5, and 4.4.10.10, Part I, Volume 3).
		Added Interval Time Counter (ITC) Fault Clarification (Section 3.3.2, Part I, Volume 2).
		Added Interruption Control Registers Clarification (Section 3.3.5, Part I, Volume 2).
		Added Spontaneous NaT Generation on Speculative Load $(1d.s)$ (Section 5.5.5 and 11.9, Part I, Volume 2; Section 2.2 and 3, Part I, Volume 3).
		Added Performance Counter Standardization (Sections 7.2.3 and 11.6, Part I, Volume 2).
		Added Freeze Bit Functionality in Context Switching and Interrupt Generation Clarification (Sections 7.2.1, 7.2.2, 7.2.4.1, and 7.2.4.2, Part I, Volume 2)
		Added IA_32_Exception (Debug) IIPA Description Change (Section 9.2, Part I, Volume 2).
		Added capability for Allowing Multiple PAL_A_SPEC and PAL_B Entries in the Firmware Interface Table (Section 11.1.6, Part I, Volume 2).
		Added BR1 to Min-state Save Area (Sections 11.3.2.3 and 11.3.3, Part I, Volume 2).
		Added Fault Handling Semantics for <code>lfetch.fault</code> Instruction (Section 2.2, Part I, Volume 3).
December 2001	2.0	Volume 1:
		Faults in Id.c that hits ALAT clarification (Section 4.4.5.3.1). IA-32 related changes (Section 6.2.5.4, Section 6.2.3, Section 6.2.4, Section 6.2.5.3).
		Load instructions change (Section 4.4.1).

Date of Revision	Revision Number	Description
		 Volume 2: Class pr-writers-int clarification (Table A-5). PAL_MC_DRAIN clarification (Section 4.4.6.1). VHPT walk and forward progress change (Section 4.1.1.2). IA-32 IBR/DBR match clarification (Section 7.1.1). ISR figure changes (pp. 8-5, 8-26, 8-33 and 8-36). PAL_CACHE_FLUSH return argument change – added new status return argument (Section 11.8.3). PAL self-test Control and PAL_A procedure requirement change – added new arguments, figures, requirements (Section 11.2). PAL_CACHE_FLUSH clarifications (Chapter 11). Non-speculative reference clarification (Section 4.4.6). RID and Preferred Page Size usage clarification (Section 4.1). VHPT read atomicity clarification (Section 4.4.5). Revised RSE and PMC typographical errors (Section 6.4). Revised RSE and PMC typographical errors (Section 6.4). Revised DV table (Section A.4). McA for WC/UC aliasing change (Section 4.4.1). Bus lock deprecation – changed behavior of DCR 'Ic' bit (Section 3.3.4.1, Section 10.6.8, Section 11.8.3). PAL_PROC_GET/SET_FEATURES changes – extend calls to allow implementation-specific feature control (Section 11.8.3). Split PAL_A architecture changes (Section 11.1.6). Simple barrier synchronization clarification (Section 11.8.3). Split PAL_A architecture changes (Section 11.6.1). Speculation altributes clarification (Section 11.8.3). Speculation altributes clarification (Section 11.8.3). Speculation altributes clarification (Section 4.4.6). PAL_PROC_GET/SET_FEATURES (Section 11.8.3). Split PAL_A architecture changes (Section 11.6.1). Simple barrier synchronization clarification (Section 11.8.3). Speculation altributes clarification (Section 11.8.3). Speculation altributes clarification (Section 11.8.6). PAL_PROC_GET/SET_FEATURES (Section 10.3.2, Section 11.8.3). Spe
		Section 5.5, Section 8.3, and Section 2.2). Volume 3: IA-32 CPUID clarification (p. 5-71). Revised figures for extract, deposit, and alloc instructions (Section 2.2). RCPPS, RCPSS, RSQRTPS, and RSQRTSS clarification (Section 7.12). IA-32 related changes (Section 5.3). tak, tpa change (Section 2.2).
July 2000	1.1	Volume 1: Processor Serial Number feature removed (Chapter 3). Clarification on exceptions to instruction dependency (Section 3.4.3).

Date of Revision	Revision Number	Description
		Volume 2: Clarifications regarding "reserved" fields in ITIR (Chapter 3). Instruction and Data translation must be enabled for executing IA-32 instructions (Chapters 3,4 and 10). FCR/FDR mappings, and clarification to the value of PSR.ri after an RFI (Chapters 3 and 4). Clarification regarding ordering data dependency. Out-of-order IPI delivery is now allowed (Chapters 4 and 5). Content of EFLAG field changed in IIM (p. 9-24). PAL_CHECK and PAL_INIT calls – exit state changes (Chapter 11). PAL_CHECK processor state parameter changes (Chapter 11). PAL_BUS_GET/SET_FEATURES calls – added two new bits (Chapter 11). PAL_MC_ERROR_INFO call – Changes made to enhance and simplify the call to provide more information regarding machine check (Chapter 11). PAL_ENTER_IA_32_Env call changes – entry parameter represents the entry order; SAL needs to initialize all the IA-32 registers properly before making this call (Chapter 11). PAL_SHUTDOWN – removed from list of PAL calls (Chapter 11). Clarified memory ordering changes (Chapter 13). Clarification in dependence violation table (Appendix A).
		Volume 3: fmix instruction page figures corrected (Chapter 2). Clarification of "reserved" fields in ITIR (Chapters 2 and 3). Modified conditions for alloc/loadrs/flushrs instruction placement in bundle/ instruction group (Chapters 2 and 4). IA-32 JMPE instruction page typo fix (p. 5-238). Processor Serial Number feature removed (Chapter 5).
January 2000	1.0	Initial release of document.

§

2

This chapter describes the function of each Itanium instruction. The pages of this chapter are sorted alphabetically by assembly language mnemonic.

2.1 Instruction Page Conventions

The instruction pages are divided into multiple sections as listed in Table 2-1. The first three sections are present on all instruction pages. The last three sections are present only when necessary. Table 2-2 lists the font conventions which are used by the instruction pages.

Table 2-1. Instruction Page Description

Section Name	Contents	
Format	Assembly language syntax, instruction type and encoding format	
Description	Instruction function in English	
Operation	Instruction function in C code	
FP Exceptions	IEEE floating-point traps	
Interruptions	Prioritized list of interruptions that may be caused by the instruction	
Serialization	Serializing behavior or serialization requirements	

Table 2-2. Instruction Page Font Conventions

Font	Interpretation	
regular	(Format section) Required characters in an assembly language mnemonic	
italic	(Format section) Assembly language field name that must be filled with one of a range of legal values listed in the Description section	
code	(Operation section) C code specifying instruction behavior	
code_italic	(Operation section) Assembly language field name corresponding to a <i>italic</i> field listed in the Format section	

In the Format section, register addresses are specified using the assembly mnemonic field names given in the third column of Table 2-3. For instructions that are predicated, the Description section assumes that the qualifying predicate is true (except for instructions that modify architectural state when their qualifying predicate is false). The test of the qualifying predicate is included in the Operation section (when applicable).

In the Operation section, registers are addressed using the notation reg[addr].field. The register file being accessed is specified by reg, and has a value chosen from the second column of Table 2-3. The addr field specifies a register address as an assembly language field name or a register mnemonic. For the general, floating-point, and predicate register files which undergo register renaming, addr is the register address prior to renaming and the renaming is not shown. The field option specifies a named bit field within the register. If field is absent, then all fields of the register are accessed. The only exception is when referencing the data field of the general registers

(64-bits not including the NaT bit) where the notation GR[addr] is used. The syntactical differences between the code found in the Operation section and ANSI C is listed in Table 2-4.

Register File	C Notation	Assembly Mnemonic	Indirect Access
Application registers	AR	ar	
Branch registers	BR	b	
Control registers	CR	cr	
CPU identification registers	CPUID	cpuid	Y
Data breakpoint registers	DBR	dbr	Y
Instruction breakpoint registers	IBR	ibr	Y
Data TLB translation cache	DTC	N/A	
Data TLB translation registers	DTR	dtr	Y
Floating-point registers	FR	f	
General registers	GR	r	
Instruction TLB translation cache	ITC	N/A	
Instruction TLB translation registers	ITR	itr	Y
Protection key registers	PKR	pkr	Y
Performance monitor configuration registers	PMC	pmc	Y
Performance monitor data registers	PMD	pmd	Y
Predicate registers	PR	р	
Region registers	RR	rr	Y

Table 2-3.Register File Notation

Table 2-4. C Syntax Differences

Syntax	Function	
{msb:lsb}, {bit}	Bit field specifier. When appended to a variable, denotes a bit field extending from the most significant bit specified by "msb" to the least significant bit specified by "lsb" including bits "msb" and "lsb." If "msb" and "lsb" are equal then a single bit is accessed. The second form denotes a single bit.	
u>, u>=, u<, u<=	Unsigned inequality relations. Variables on either side of the operator are treated as unsigned.	
u>>, u>>=	Unsigned right shift. Zeroes are shifted into the most significant bit position.	
u+	Unsigned addition. Operands are treated as unsigned, and zero-extended.	
u*	Unsigned multiplication. Operands are treated as unsigned.	

The Operation section contains code that specifies only the execution semantics of each instruction and does not include any behavior relating to instruction fetch (e.g., interrupts and faults caused during fetch). The Interruptions section does not list any faults that may be caused by instruction fetch or by mandatory RSE loads. The code to raise certain pervasive faults and actions is not included in the code in the Operation section. These faults and actions are listed in Table 2-5. The Single step trap applies to all instructions and is not listed in the Interruptions section.

Table 2-5.Pervasive Conditions Not Included in Instruction Description
Code

Condition	Action	
Read of a register outside the current frame.	An undefined value is returned (no fault).	
Access to a banked general register (GR 16 through GR 31).	The GR bank specified by PSR.bn is accessed.	
PSR.ss is set.	A Single Step trap is raised.	

2.2 Instruction Descriptions

The remainder of this chapter provides a description of each of the Itanium instructions.

add — Add

Format:	(qp) add $r_1 = r_2, r_3$	register_form	A1
	(qp) add $r_1 = r_2, r_3, 1$	plus1_form, register_form	A1
	(qp) add $r_1 = imm, r_3$	pseudo-op	
	(qp) adds $r_1 = imm_{14}, r_3$	imm14_form	A4
	(qp) addl $r_1 = imm_{22}, r_3$	imm22_form	A5

Description: The two source operands (and an optional constant 1) are added and the result placed in GR r_1 . In the register form the first operand is GR r_2 ; in the imm_14 form the first operand is taken from the sign-extended imm_{14} encoding field; in the imm22_form the first operand is taken from the sign-extended imm_{22} encoding field. In the imm22_form, GR r_3 can specify only GRs 0, 1, 2 and 3.

The plus1_form is available only in the register_form (although the equivalent effect in the immediate forms can be achieved by adjusting the immediate).

The immediate-form pseudo-op chooses the imm14_form or imm22_form based on the size of the immediate operand and the value of r_3 .

```
Operation:
             if (PR[qp]) {
                 check_target_register(r_1);
                 if (register_form)
                                                                        // register form
                     tmp\_src = GR[r_2];
                 else if (imm14 form)
                                                                        // 14-bit immediate form
                     tmp\_src = sign\_ext(imm_{14}, 14);
                                                                        // 22-bit immediate form
                 else
                     tmp\_src = sign\_ext(imm_{22}, 22);
                 tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
                 if (plus1 form)
                     GR[r_1] = tmp\_src + GR[r_3] + 1;
                 else
                     GR[r_1] = tmp\_src + GR[r_3];
                 GR[r_1].nat = tmp_nat || GR[r_3].nat;
             }
```

Interruptions: Illegal Operation fault

addp4 – Add Pointer

Format:	(qp) addp4 $r_1 = r_2, r_3$	register_form	A1
	(qp) addp4 $r_1 = imm_{14}, r_3$	imm14_form	A4

Description: The two source operands are added. The upper 32 bits of the result are forced to zero, and then bits $\{31:30\}$ of GR r_3 are copied to bits $\{62:61\}$ of the result. This result is placed in GR r_1 . In the register_form the first operand is GR r_2 ; in the imm14_form the first operand is taken from the sign-extended imm_{14} encoding field.



Figure 2-1. Add Pointer

Operation:

```
if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
```

```
tmp_src = (register_form ? GR[r<sub>2</sub>] : sign_ext(imm<sub>14</sub>, 14));
tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
tmp_res = tmp_src + GR[r<sub>3</sub>];
tmp_res = zero_ext(tmp_res{31:0}, 32);
tmp_res{62:61} = GR[r<sub>3</sub>]{31:30};
GR[r<sub>1</sub>] = tmp_res;
GR[r<sub>1</sub>].nat = tmp_nat || GR[r<sub>3</sub>].nat;
```

Interruptions: Illegal Operation fault

}

alloc — Allocate Stack Frame

Format: (qp) alloc r_1 = ar.pfs, *i*, *l*, *o*, *r*

Figure 2-2.

A new stack frame is allocated on the general register stack, and the Previous Function Description: State register (PFS) is copied to GR r_1 . The change of frame size is immediate. The write of GR r_1 and subsequent instructions in the same instruction group use the new frame.

> The four parameters, i (size of inputs), I (size of locals), o (size of outputs), and r (size of rotating) specify the sizes of the regions of the stack frame.



Stack Frame

The size of the frame (sof) is determined by i + l + o. Note that this instruction may grow or shrink the size of the current register stack frame. The size of the local region (sol) is given by i + I. There is no real distinction between inputs and locals. They are given as separate operands in the instruction only as a hint to the assembler about how the local registers are to be used.

The rotating registers must fit within the stack frame and be a multiple of 8 in number. If this instruction attempts to change the size of CFM.sor, and the register rename base registers (CFM.rrb.gr, CFM.rrb.fr, CFM.rrb.pr) are not all zero, then the instruction will cause a Reserved Register/Field fault.

Although the assembler does not allow illegal combinations of operands for alloc, illegal combinations can be encoded in the instruction. Attempting to allocate a stack frame larger than 96 registers, or with the rotating region larger than the stack frame, or with the size of locals larger than the stack frame, or specifying a qualifying predicate other than PR 0, will cause an Illegal Operation fault.

This instruction must be the first instruction in an instruction group and must either be in instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0; otherwise, the results are undefined.

If insufficient registers are available to allocate the desired frame alloc will stall the processor until enough dirty registers are written to the backing store. Such mandatory RSE stores may cause the data related faults listed below.

```
Operation:
            // tmp sof, tmp sol, tmp sor are the fields encoded in the instruction
             tmp sof = i + l + o;
             tmp sol = i + l;
             tmp sor = r u>> 3;
            check_target_register_sof(r1, tmp_sof);
             if (tmp sof u> 96 || r u> tmp sof || tmp sol u> tmp sof || qp != 0)
                illegal operation fault();
             if (tmp sor != CFM.sor &&
                           (CFM.rrb.gr != 0 || CFM.rrb.fr != 0 || CFM.rrb.pr != 0))
                reserved_register_field_fault();
             alat frame update(0, tmp sof - CFM.sof);
             rse new frame(CFM.sof, tmp sof);// Make room for new registers; Mandatory
                                             // RSE stores can raise faults listed below.
            CFM.sof = tmp sof;
            CFM.sol = tmp sol;
            CFM.sor = tmp sor;
            GR[r_1] = AR[PFS];
            GR[r_1].nat = 0;
                                                       Data NaT Page Consumption fault
Interruptions: Illegal Operation fault
             Reserved Register/Field fault
                                                       Data Key Miss fault
            Unimplemented Data Address fault
                                                       Data Key Permission fault
                                                       Data Access Rights fault
            VHPT Data fault
            Data Nested TLB fault
                                                       Data Dirty Bit fault
             Data TLB fault
                                                       Data Access Bit fault
            Alternate Data TLB fault
                                                       Data Debug fault
            Data Page Not Present fault
```

and - Logical And

Format:	(qp) and $r_1 = r_2, r_3$	register_form	A1
	(qp) and $r_1 = imm_8, r_3$	imm8_form	A3

Description: The two source operands are logically ANDed and the result placed in GR r_1 . In the register_form the first operand is GR r_2 ; in the imm8_form the first operand is taken from the *imm*₈ encoding field.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    tmp_src = (register_form ? GR[r<sub>2</sub>] : sign_ext(imm<sub>8</sub>, 8));
    tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
    GR[r<sub>1</sub>] = tmp_src & GR[r<sub>3</sub>];
    GR[r<sub>1</sub>].nat = tmp_nat || GR[r<sub>3</sub>].nat;
}
```

Interruptions: Illegal Operation fault

andcm — And Complement

Format:	(qp) and $r_1 = r_2, r_3$	register_form	A1
	(qp) and $r_1 = imm_8, r_3$	imm8_form	A3

Description: The first source operand is logically ANDed with the 1's complement of the second source operand and the result placed in GR r_1 . In the register_form the first operand is GR r_2 ; in the imm8_form the first operand is taken from the *imm*₈ encoding field.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    tmp_src = (register_form ? GR[r<sub>2</sub>] : sign_ext(imm<sub>8</sub>, 8));
    tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
    GR[r<sub>1</sub>] = tmp_src & ~GR[r<sub>3</sub>];
    GR[r<sub>1</sub>].nat = tmp_nat || GR[r<sub>3</sub>].nat;
}
```

Interruptions: Illegal Operation fault

br — Branch

Format:

- ip relative form (qp) br.btype.bwh.ph.dh target₂₅ **B1** call form, ip_relative_form (qp) br.btype.bwh.ph.dh $b_1 = target_{25}$ **B**3 br.btype.bwh.ph.dh target₂₅ counted_form, ip_relative_form **B2** br.ph.dh target₂₅ pseudo-op (qp) br.btype.bwh.ph.dh b₂ indirect_form B4 (qp) br.btype.bwh.ph.dh $b_1 = b_2$ call_form, indirect_form **B5** br.ph.dh b₂ pseudo-op
- **Description:** A branch condition is evaluated, and either a branch is taken, or execution continues with the next sequential instruction. The execution of a branch logically follows the execution of all previous non-branch instructions in the same instruction group. On a taken branch, execution begins at slot 0.

Branches can be either IP-relative, or indirect. For IP-relative branches, the $target_{25}$ operand, in assembly, specifies a label to branch to. This is encoded in the branch instruction as a signed immediate displacement (imm_{21}) between the target bundle and the bundle containing this instruction $(imm_{21} = target_{25} - IP >> 4)$. For indirect branches, the target address is taken from BR b_2 .

btype	Function	Branch Condition	Target Address
cond or none	Conditional branch	Qualifying predicate	IP-rel or Indirect
call	Conditional procedure call	Qualifying predicate	IP-rel or Indirect
ret	Conditional procedure return	Qualifying predicate	Indirect
ia	Invoke IA-32 instruction set	Unconditional	Indirect
cloop	Counted loop branch	Loop count	IP-rel
ctop, cexit	Mod-scheduled counted loop	Loop count and epilog count	IP-rel
wtop, wexit	Mod-scheduled while loop	Qualifying predicate and epilog count	IP-rel

Table 2-6.Branch Types

There are two pseudo-ops for unconditional branches. These are encoded like a conditional branch (*btype* = cond), with the qp field specifying PR 0, and with the *bwh* hint of sptk.

The branch type determines how the branch condition is calculated and whether the branch has other effects (such as writing a link register). For the basic branch types,

the branch condition is simply the value of the specified predicate register. These basic branch types are:

- **cond:** If the qualifying predicate is 1, the branch is taken. Otherwise it is not taken.
- **call:** If the qualifying predicate is 1, the branch is taken and several other actions occur:
 - The current values of the Current Frame Marker (CFM), the EC application register and the current privilege level are saved in the Previous Function State application register.
 - The caller's stack frame is effectively saved and the callee is provided with a frame containing only the caller's output region.
 - The rotation rename base registers in the CFM are reset to 0.
 - A return link value is placed in BR b_1 .
- **return:** If the qualifying predicate is 1, the branch is taken and the following occurs:
 - CFM, EC, and the current privilege level are restored from PFS. (The privilege level is restored only if this does not increase privilege.)
 - The caller's stack frame is restored.
 - If the return lowers the privilege, and PSR.lp is 1, then a Lower-Privilege Transfer trap is taken.
- ia: The branch is taken unconditionally, if it is not intercepted by the OS. The effect of the branch is to invoke the IA-32 instruction set (by setting PSR.is to 1) and begin processing IA-32 instructions at the virtual linear target address contained in BR b_2 {31:0}. If the qualifying predicate is not PR 0, an Illegal Operation fault is raised. If instruction set transitions are disabled (PSR.di is 1), then a Disabled Instruction Set Transition fault is raised.

The IA-32 target effective address is calculated relative to the current code segment, i.e. EIP{31:0} = BR b_2 {31:0} - CSD.base. The IA-32 instruction set can be entered at any privilege level, provided PSR.di is 0. If PSR.dfh is 1, a Disabled FP Register fault is raised on the target IA-32 instruction. No register bank switch nor change in privilege level occurs during the instruction set transition.

Software must ensure the code segment descriptor (CSD) and selector (CS) are loaded before issuing the branch. If the target EIP value exceeds the code segment limit or has a code segment privilege violation, an IA_32_Exception(GPFault) is raised on the target IA-32 instruction. For entry into 16-bit IA-32 code, if BR b_2 is not within 64K-bytes of CSD.base a GPFault is raised on the target instruction. EFLAG.rf is unmodified until the successful completion of the first IA-32 instruction. PSR.da, PSR.id, PSR.ia, PSR.dd, and PSR.ed are cleared to zero after br.ia completes execution and before the first IA-32 instruction begins execution. EFLAG.rf is not cleared until the target IA-32 instruction successfully completes.

Software must set PSR properly before branching to the IA-32 instruction set; otherwise processor operation is undefined. See Table 3-2, "Processor Status Register Fields" on page 2:24 for details.

Software must issue a mf instruction before the branch if memory ordering is required between IA-32 processor consistent and Itanium unordered memory references. The processor does not ensure Itanium-instruction-set-generated writes into the instruction stream are seen by subsequent IA-32 instruction fetches. br.ia does not perform an instruction serialization operation. The processor does ensure that prior writes (even in the same instruction group) to GRs and FRs are observed by the first IA-32 instruction. Writes to ARs within the same instruction

group as br.ia are not allowed, since br.ia may implicitly reads all ARs. If an illegal RAW dependency is present between an AR write and br.ia, the first IA-32 instruction fetch and execution may or may not see the updated AR value.

IA-32 instruction set execution leaves the contents of the ALAT undefined. Software can not rely on ALAT values being preserved across an instruction set transition. All registers left in the current register stack frame are undefined across an instruction set transition. On entry to IA-32 code, existing entries in the ALAT are ignored. If the register stack contains any dirty registers, an Illegal Operation fault is raised on the br.ia instruction. The current register stack frame is forced to zero. To flush the register file of dirty registers, the flushrs instruction must be issued in an instruction group preceding the br.ia instruction. To enhance the performance of the instruction set transition, software can start the register stack flush in parallel with starting the IA-32 instruction set by 1) ensuring flushrs is exactly one instruction group before the br.ia, and 2) br.ia is in the first B-slot. br.ia should always be executed in the first B-slot with a hint of "static-taken" (default), otherwise processor performance will be degraded.

If a br.ia causes any Itanium traps (e.g., Single Step trap, Taken Branch trap, or Unimplemented Instruction Address trap), IIP will contain the original 64-bit target IP. (The value will not have been zero extended from 32 bits.)

Another branch type is provided for simple counted loops. This branch type uses the Loop Count application register (LC) to determine the branch condition, and does not use a qualifying predicate:

• **cloop:** If the LC register is not equal to zero, it is decremented and the branch is taken.

In addition to these simple branch types, there are four types which are used for accelerating modulo-scheduled loops (see also Section 4.5.1, "Modulo-scheduled Loop Support" on page 1:75). Two of these are for counted loops (which use the LC register), and two for while loops (which use the qualifying predicate). These loop types use register rotation to provide register renaming, and they use predication to turn off instructions that correspond to empty pipeline stages.

The Epilog Count application register (EC) is used to count epilog stages and, for some while loops, a portion of the prolog stages. In the epilog phase, EC is decremented each time around and, for most loops, when EC is one, the pipeline has been drained, and the loop is exited. For certain types of optimized, unrolled software-pipelined loops, the target of a br.cexit or br.wexit is set to the next sequential bundle. In this case, the pipeline may not be fully drained when EC is one, and continues to drain while EC is zero.

For these modulo-scheduled loop types, the calculation of whether the branch is taken or not depends on the kernel branch condition (LC for counted types, and the qualifying predicate for while types) and on the epilog condition (whether EC is greater than one or not).

These branch types are of two categories: top and exit. The top types (ctop and wtop) are used when the loop decision is located at the bottom of the loop body and therefore a taken branch will continue the loop while a fall through branch will exit the loop. The exit types (cexit and wexit) are used when the loop decision is located somewhere other than the bottom of the loop and therefore a fall though branch will continue the loop and a taken branch will exit the loop. The exit types are also used at intermediate points in an unrolled pipelined loop. (For more details, see Section 4.5.1, "Modulo-scheduled Loop Support" on page 1:75).

The modulo-scheduled loop types are:

• **ctop** and **cexit**: These branch types behave identically, except in the determination of whether to branch or not. For br.ctop, the branch is taken if either LC is non-zero or EC is greater than one. For br.cexit, the opposite is true. It is not taken if either LC is non-zero or EC is greater than one and is taken otherwise. These branch types also use LC and EC to control register rotation and predicate initialization. During the prolog and kernel phase, when LC is non-zero, LC counts down. When br.ctop or br.cexit is executed with LC equal to zero, the epilog phase is entered, and EC counts down. When br.ctop or br.cexit is executed with LC equal to zero and EC equal to one, a final decrement of EC and a final register rotation are done. If LC and EC are equal to zero, register rotation stops. These other effects are the same for the two branch types, and are described in Figure 2-3.



Figure 2-3. Operation of br.ctop and br.cexit

wtop and wexit: These branch types behave identically, except in the determination of whether to branch or not. For br.wtop, the branch is taken if either the qualifying predicate is one or EC is greater than one. For br.wexit, the opposite is true. It is not taken if either the qualifying predicate is one or EC is greater than one, and is taken otherwise.

These branch types also use the qualifying predicate and EC to control register rotation and predicate initialization. During the prolog phase, the qualifying predicate is either zero or one, depending upon the scheme used to program the loop. During the kernel phase, the qualifying predicate is one. During the epilog phase, the qualifying predicate is zero, and EC counts down. When br.wtop or br.wexit is executed with the qualifying predicate equal to zero and EC equal to one, a final decrement of EC and a final register rotation are done. If the qualifying predicate and EC are zero, register rotation stops. These other effects are the same for the two branch types, and are described in Figure 2-4.



Figure 2-4. Operation of br.wtop and br.wexit

The loop-type branches (br.cloop, br.ctop, br.cexit, br.wtop, and br.wexit) are only allowed in instruction slot 2 within a bundle. Executing such an instruction in either slot 0 or 1 will cause an Illegal Operation fault, whether the branch would have been taken or not.

Read after Write (RAW) and Write after Read (WAR) dependency requirements are slightly different for branch instructions. Changes to BRs, PRs, and PFS by non-branch instructions are visible to a subsequent branch instruction in the same instruction group (i.e., a limited RAW is allowed for these resources). This allows for a low-latency compare-branch sequence, for example. The normal RAW requirements apply to the LC and EC application registers, and the RRBs.

Within an instruction group, a WAR dependency on PR 63 is not allowed if both the reading and writing instructions are branches. For example, a br.wtop or br.wexit may not use PR[63] as its qualifying predicate and PR[63] cannot be the qualifying predicate for any branch preceding a br.wtop or br.wexit in the same instruction group.

For dependency purposes, the loop-type branches effectively always write their associated resources, whether they are taken or not. The cloop type effectively always writes LC. When LC is 0, a cloop branch leaves it unchanged, but hardware may implement this as a re-write of LC with the same value. Similarly, br.ctop and br.cexit effectively always write LC, EC, the RRBs, and PR[63]. br.wtop and br.wexit effectively always write EC, the RRBs, and PR[63].

Values for various branch hint completers are shown in the following tables. Whether Prediction Strategy hints are shown in Table 2-7. Sequential Prefetch hints are shown in Table 2-8. Branch Cache Deallocation hints are shown in Table 2-9. See Section 4.5.2, "Branch Prediction Hints" on page 1:78.

Table 2-7. Branch Whether Hint

bwh Completer	Branch Whether Hint
spnt	Static Not-Taken
sptk	Static Taken
dpnt	Dynamic Not-Taken
dptk	Dynamic Taken

Table 2-8.Sequential Prefetch Hint

ph Completer	Sequential Prefetch Hint
few or none	Few lines
many	Many lines

Table 2-9. Branch Cache Deallocation Hint

dh Completer	Branch Cache Deallocation Hint
none	Don't deallocate
clr	Deallocate branch information

Operation: // determine branch target if (ip relative form) $tmp_{IP} = IP + sign_{ext}((imm_{21} << 4), 25);$ else // indirect form $tmp_{IP} = BR[b_2];$ if (btype != 'ia') // for Itanium branches, tmp IP = tmp IP & ~0xf; // ignore bottom 4 bits of target lower_priv_transition = 0; switch (btype) { case `cond': // simple conditional branch tmp taken = PR[qp];break; case 'call': // call saves a return link tmp_taken = PR[qp]; if (tmp_taken) { $BR[b_1] = IP + 16;$ AR[PFS].pfm = CFM; // ... and saves the stack frame AR[PFS].pec = AR[EC]; AR[PFS].ppl = PSR.cpl; alat frame update(CFM.sol, 0); rse preserve frame(CFM.sol); CFM.sof -= CFM.sol; // new frame size is size of outs CFM.sol = 0;CFM.sor = 0;CFM.rrb.gr = 0;CFM.rrb.fr = 0;CFM.rrb.pr = 0;} break; case 'ret': // return restores stack frame

```
tmp taken = PR[qp];
   if (tmp taken) {
      // tmp growth indicates the amount to move logical TOP *up*:
      // tmp growth = sizeof(previous out) - sizeof(current frame)
      // a negative amount indicates a shrinking stack
      tmp growth = (AR[PFS].pfm.sof - AR[PFS].pfm.sol) - CFM.sof;
      alat frame update(-AR[PFS].pfm.sol, 0);
      rse fatal = rse restore frame(AR[PFS].pfm.sol,
                                    tmp growth, CFM.sof);
      if (rse_fatal) {
       // See Section 6.4, "RSE Operation" on page 2:137
          CFM.sof = 0;
          CFM.sol = 0;
          CFM.sor = 0;
          CFM.rrb.gr = 0;
          CFM.rrb.fr = 0;
          CFM.rrb.pr = 0;
       } else // normal branch return
          CFM = AR[PFS].pfm;
      rse enable current_frame_load();
      AR[EC] = AR[PFS].pec;
      if (PSR.cpl u< AR[PFS].ppl) { // ... and restores privilege
          PSR.cpl = AR[PFS].ppl;
          lower priv transition = 1;
       }
   }
   break;
case 'ia':
                                      // switch to IA mode
   tmp taken = 1;
   if (PSR.ic == 0 || PSR.dt == 0 || PSR.mc == 1 || PSR.it == 0)
      undefined behavior();
   if (qp != 0)
      illegal operation fault();
   if (AR[BSPSTORE] != AR[BSP])
      illegal operation fault();
   if (PSR.di)
      disabled instruction set transition fault();
                                      // set IA-32 Instruction Set Mode
   PSR.is = 1;
   CFM.sof = 0;
                                      //force current stack frame
                                      //to zero
   CFM.sol = 0;
   CFM.sor = 0;
   CFM.rrb.gr = 0;
   CFM.rrb.fr = 0;
   CFM.rrb.pr = 0;
   rse invalidate non current regs();
//compute effective instruction pointer
   EIP{31:0} = tmp IP{31:0} - AR[CSD].Base;
// Note the register stack is disabled during IA-32 instruction
// set execution
   break;
case 'cloop':
                                     // simple counted loop
   if (slot != 2)
```

```
illegal operation fault();
       tmp taken = (AR[LC] != 0);
       if (AR[LC] != 0)
          AR[LC]--;
      break;
   case 'ctop':
   case 'cexit':
                                          // SW pipelined counted loop
      if (slot != 2)
          illegal_operation_fault();
       if (btype == 'ctop') tmp taken = ((AR[LC] != 0) || (AR[EC] u> 1));
       if (btype == 'cexit')tmp taken = !((AR[LC] != 0) || (AR[EC] u> 1));
      if (AR[LC] != 0) {
          AR[LC]--;
          AR[EC] = AR[EC];
          PR[63] = 1;
          rotate regs();
       } else if (AR[EC] != 0) {
          AR[LC] = AR[LC];
          AR[EC]--;
          PR[63] = 0;
          rotate_regs();
       } else {
          AR[LC] = AR[LC];
          AR[EC] = AR[EC];
          PR[63] = 0;
          CFM.rrb.gr = CFM.rrb.gr;
          CFM.rrb.fr = CFM.rrb.fr;
          CFM.rrb.pr = CFM.rrb.pr;
       }
      break;
   case 'wtop':
   case 'wexit':
                                          // SW pipelined while loop
      if (slot != 2)
          illegal operation fault();
      if (btype == 'wtop') tmp_taken = (PR[qp] || (AR[EC] u> 1));
       if (btype == 'wexit')tmp taken = !(PR[qp] || (AR[EC] u> 1));
       if (PR[qp]) {
          AR[EC] = AR[EC];
          PR[63] = 0;
          rotate regs();
       } else if (AR[EC] != 0) {
          AR[EC]--;
          PR[63] = 0;
          rotate_regs();
       } else {
          AR[EC] = AR[EC];
          PR[63] = 0;
          CFM.rrb.gr = CFM.rrb.gr;
          CFM.rrb.fr = CFM.rrb.fr;
          CFM.rrb.pr = CFM.rrb.pr;
       }
      break;
if (tmp_taken) {
```
```
taken branch = 1;
                                                        // set the new value for IP
                IP = tmp IP;
                if (!impl_uia_fault_supported() &&
                    ((PSR.it && unimplemented_virtual_address(tmp_IP, PSR.vm))
                    || (!PSR.it && unimplemented_physical_address(tmp_IP))))
                   unimplemented instruction address trap(lower priv transition,
                                                             tmp IP);
                if (lower priv transition && PSR.lp)
                   lower_privilege_transfer_trap();
                if (PSR.tb)
                   taken_branch_trap();
            }
Interruptions: Illegal Operation fault
                                                      Lower-Privilege Transfer trap
            Disabled Instruction Set Transition fault
                                                      Taken Branch trap
```

Additional Faults on IA-32 target instructions: IA_32_Exception(GPFault) Disabled FP Reg Fault if PSR.dfh is 1

Unimplemented Instruction Address trap

break - Break

Format:

(qp)	break imm ₂₁	pseudo-op	
(qp)	break.i imm ₂₁	i_unit_form	119
(qp)	break.b imm ₂₁	b_unit_form	B9
(qp)	break.m imm ₂₁	m_unit_form	M37
(qp)	break.f imm ₂₁	f_unit_form	F15
(qp)	break.x imm ₆₂	x_unit_form	X1

Description: A Break Instruction fault is taken. For the i_unit_form, f_unit_form and m_unit_form, the value specified by *imm*₂₁ is zero-extended and placed in the Interruption Immediate control register (IIM).

For the b_unit_form, imm_{21} is ignored and the value zero is placed in the Interruption Immediate control register (IIM).

For the x_unit_form, the lower 21 bits of the value specified by imm_{62} is zero-extended and placed in the Interruption Immediate control register (IIM). The L slot of the bundle contains the upper 41 bits of imm_{62} .

A break.i instruction may be encoded in an MLI-template bundle, in which case the L slot of the bundle is ignored.

This instruction has five forms, each of which can be executed only on a particular execution unit type. The pseudo-op can be used if the unit type to execute on is unimportant.

```
Operation: if (PR[qp]) {
    if (b_unit_form)
        immediate = 0;
    else if (x_unit_form)
        immediate = zero_ext(imm<sub>62</sub>, 21);
    else // i_unit_form || m_unit_form || f_unit_form
        immediate = zero_ext(imm<sub>21</sub>, 21);
    break_instruction_fault(immediate);
}
```

Interruptions: Break Instruction fault

brl – Branch Long

Format:

(qp) brl.btype.bwh.ph.dh target₆₄
(qp) brl.btype.bwh.ph.dh b₁ = target₆₄
brl.ph.dh target₆₄

call_form pseudo-op Х3

X4

Description: A branch condition is evaluated, and either a branch is taken, or execution continues with the next sequential instruction. The execution of a branch logically follows the execution of all previous non-branch instructions in the same instruction group. On a taken branch, execution begins at slot 0.

Long branches are always IP-relative. The $target_{64}$ operand, in assembly, specifies a label to branch to. This is encoded in the long branch instruction as an immediate displacement (imm_{60}) between the target bundle and the bundle containing this instruction ($imm_{60} = target_{64} - IP >> 4$). The L slot of the bundle contains 39 bits of imm_{60} .

Table 2-10.Long Branch Types

btype	Function	Branch Condition	Target Address
cond or none	Conditional branch	Qualifying predicate	IP-relative
call	Conditional procedure call	Qualifying predicate	IP-relative

There is a pseudo-op for long unconditional branches, encoded like a conditional branch (*btype* = cond), with the qp field specifying PR 0, and with the *bwh* hint of sptk.

The branch type determines how the branch condition is calculated and whether the branch has other effects (such as writing a link register). For all long branch types, the branch condition is simply the value of the specified predicate register:

- **cond:** If the qualifying predicate is 1, the branch is taken. Otherwise it is not taken.
- **call:** If the qualifying predicate is 1, the branch is taken and several other actions occur:
 - The current values of the Current Frame Marker (CFM), the EC application register and the current privilege level are saved in the Previous Function State application register.
 - The caller's stack frame is effectively saved and the callee is provided with a frame containing only the caller's output region.
 - The rotation rename base registers in the CFM are reset to 0.
 - A return link value is placed in BR b₁.

Read after Write (RAW) and Write after Read (WAR) dependency requirements for long branch instructions are slightly different than for other instructions but are the same as for branch instructions. See page 3:24 for details.

This instruction must be immediately followed by a stop; otherwise its behavior is undefined.

Values for various branch hint completers are the same as for branch instructions. Whether Prediction Strategy hints are shown in Table 2-7 on page 3:25, Sequential Prefetch hints are shown in Table 2-8 on page 3:25, and Branch Cache Deallocation hints are shown in Table 2-9 on page 3:25. See Section 4.5.2, "Branch Prediction Hints" on page 1:78.

This instruction is not implemented on the Itanium processor, which takes an Illegal Operation fault whenever a long branch instruction is encountered, regardless of whether the branch is taken or not. To support the Itanium processor, the operating system is required to provide an Illegal Operation fault handler which emulates taken and not-taken long branches. Presence of this instruction is indicated by a 1 in the lb bit of CPUID register 4. See Section 3.1.11, "Processor Identification Registers" on page 1:34.

```
Operation:
            tmp IP = IP + (imm_{60} << 4);
                                                      // determine branch target
            if (!followed by stop())
                undefined behavior();
            if (!instruction implemented(BRL))
                illegal operation fault();
            switch (btype) {
                                                       // simple conditional branch
                case 'cond':
                   tmp taken = PR[qp];
                   break;
                case 'call':
                                                       // call saves a return link
                   tmp taken = PR[qp];
                   if (tmp taken) {
                       BR[b_1] = IP + 16;
                       AR[PFS].pfm = CFM;
                                                       // ... and saves the stack frame
                       AR[PFS].pec = AR[EC];
                       AR[PFS].ppl = PSR.cpl;
                       alat frame update(CFM.sol, 0);
                       rse preserve frame(CFM.sol);
                       CFM.sof -= CFM.sol;
                                                       // new frame size is size of outs
                       CFM.sol = 0;
                       CFM.sor = 0;
                       CFM.rrb.gr = 0;
                       CFM.rrb.fr = 0;
                       CFM.rrb.pr = 0;
                   }
                   break;
            }
            if (tmp taken) {
                taken branch = 1;
                                                       // set the new value for IP
                IP = tmp IP;
                if (!impl uia fault supported() &&
                    ((PSR.it && unimplemented virtual address(tmp IP, PSR.vm))
                    || (!PSR.it && unimplemented physical address(tmp IP))))
                   unimplemented instruction address trap(0,tmp IP);
                if (PSR.tb)
                   taken branch trap();
            }
Interruptions: Illegal Operation fault
                                                      Taken Branch trap
            Unimplemented Instruction Address trap
```

brp — Branch Predict

Format:	brp. <i>ipwh.ih target</i> ₂₅ , tag ₁₃	ip_relative_form	B6
	brp. <i>indwh.ih</i> b ₂ , tag ₁₃	indirect_form	B7
	brp.ret.indwh.ih b ₂ , tag ₁₃	return_form, indirect_form	B7

Description: This instruction can be used to provide to hardware early information about a future branch. It has no effect on architectural machine state, and operates as a nop instruction except for its performance effects.

The tag_{13} operand, in assembly, specifies the address of the branch instruction to which this prediction information applies. This is encoded in the branch predict instruction as a signed immediate displacement ($timm_9$) between the bundle containing the presaged branch and the bundle containing this instruction ($timm_9 = tag_{13} - IP >> 4$).

The *target*₂₅ operand, in assembly, specifies the label that the presaged branch will have as its target. This is encoded in the branch predict instruction exactly as in branch instructions, with a signed immediate displacement (imm_{21}) between the target bundle and the bundle containing this instruction ($imm_{21} = target_{25} - IP >> 4$). The indirect_form can be used to presage an indirect branch. In the indirect_form, the target of the presaged branch is given by BR b_2 .

The return_form is used to indicate that the presaged branch will be a return.

Other hints can be given about the presaged branch. Values for various hint completers are shown in the following tables. For more details, refer to Section 4.5.2, "Branch Prediction Hints" on page 1:78.

The *ipwh* and *indwh* completers provide information about how best the branch condition should be predicted, when the branch is reached.

Table 2-11. IP-relative Branch Predict Whether Hint

ipwh Completer	IP-relative Branch Predict Whether Hint
sptk	Presaged branch should be predicted Static Taken
Іоор	Presaged branch will be br.cloop, br.ctop, or br.wtop
exit	Presaged branch will be br.cexit or br.wexit
dptk	Presaged branch should be predicted Dynamically

Table 2-12. Indirect Branch Predict Whether Hint

indwh Completer	Indirect Branch Predict Whether Hint
sptk	Presaged branch should be predicted Static Taken
dptk	Presaged branch should be predicted Dynamically

The *ih* completer can be used to mark a small number of very important branches (e.g., an inner loop branch). This can signal to hardware to use faster, smaller prediction structures for this information.

Table 2-13. Importance Hint

ih Completer	Branch Predict Importance Hint
none	Less important
imp	More important

```
Operation: tmp_tag = IP + sign_ext((timm<sub>9</sub> << 4), 13);
if (ip_relative_form) {
    tmp_target = IP + sign_ext((imm<sub>21</sub> << 4), 25);
    tmp_wh = ipwh;
} else { // indirect_form
    tmp_target = BR[b<sub>2</sub>];
    tmp_wh = indwh;
}
branch_predict(tmp_wh, ih, return_form, tmp_target, tmp_tag);
```

Interruptions: None

bsw – Bank Switch

Format:	bsw.0 bsw.1			B8 B8
Description:	This instruction switches to the specified regis for GR16 to GR31. The one_form specifies Ba switch the previous register bank is no longer state. If the new and old register banks are the there may be a performance degradation.	nk 1 for GR16 to GR31. Afte accessible but does retain it	er the bank ts current	
	A bsw instruction must be the last instruction in an instruction group; otherwise, operation is undefined. Instructions in the same instruction group that access GR16 to GR31 reference the previous register bank. Subsequent instruction groups reference the new register bank.			
	This instruction can only be executed at the n 0.	lost privileged level, and whe	en PSR.vm	is
	This instruction cannot be predicated.			
Operation:	<pre>if (!followed_by_stop()) undefined_behavior();</pre>			
	<pre>if (PSR.cpl != 0) privileged_operation_fault(0);</pre>			
	<pre>if (PSR.vm == 1) virtualization_fault();</pre>			
	<pre>if (zero_form) PSR.bn = 0; else // one_form PSR.bn = 1;</pre>			
Interruptions:	Privileged Operation fault	Virtualization fault		

Serialization: This instruction does not require any additional instruction or data serialization operation. The bank switch occurs synchronously with its execution.

chk – Speculation Check

Format:	(qp) chk.s r ₂ , target ₂₅	pseudo-op	
	(qp) chk.s.i r ₂ , target ₂₅	control_form, i_unit_form, gr_form	120
	(qp) chk.s.m r ₂ , target ₂₅	control_form, m_unit_form, gr_form	M20
	(qp) chk.s f ₂ , target ₂₅	control_form, fr_form	M21
	(qp) chk.a.aclr r ₁ , target ₂₅	data_form, gr_form	M22
	(qp) chk.a.aclr f ₁ , target ₂₅	data_form, fr_form	M23

Description: The result of a control- or data-speculative calculation is checked for success or failure. If the check fails, a branch to *target*₂₅ is taken.

In the control_form, success is determined by a NaT indication for the source register. If the NaT bit corresponding to GR r_2 is 1 (in the gr_form), or FR f_2 contains a NaTVal (in the fr_form), the check fails.

In the data_form, success is determined by the ALAT. The ALAT is queried using the general register specifier r_1 (in the gr_form), or the floating-point register specifier f_1 (in the fr_form). If no ALAT entry matches, the check fails. An implementation may optionally cause the check to fail independent of whether an ALAT entry matches. A chk.a with general register specifier r0 or floating-point register specifiers f0 or f1 always fails.

The $target_{25}$ operand, in assembly, specifies a label to branch to. This is encoded in the instruction as a signed immediate displacement (imm_{21}) between the target bundle and the bundle containing this instruction $(imm_{21} = target_{25} - IP >> 4)$.

The branching behavior of this instruction can be optionally unimplemented. If the instruction would have branched, and the branching behavior is not implemented, then a Speculative Operation fault is taken and the value specified by imm_{21} is zero-extended and placed in the Interruption Immediate control register (IIM). The fault handler emulates the branch by sign-extending the IIM value, adding it to IIP and returning.

The control_form of this instruction for checking general registers can be encoded on either an I-unit or an M-unit. The pseudo-op can be used if the unit type to execute on is unimportant.

For the data_form, if an ALAT entry matches, the matching ALAT entry can be optionally invalidated, based on the value of the *aclr* completer (See Table 2-14).

Table 2-14. ALAT Clear Completer

aclr Completer	Effect on ALAT
clr	Invalidate matching ALAT entry
nc	Don't invalidate

Note that if the *clr* value of the *aclr* completer is used and the check succeeds, the matching ALAT entry is invalidated. However, if the check fails (which may happen even if there is a matching ALAT entry), any matching ALAT entry may optionally be invalidated, but this is not required. Recovery code for data speculation, therefore, cannot rely on the absence of a matching ALAT entry.

```
Operation:
            if (PR[qp]) {
                if (control form) {
                    if (fr_form && (tmp_isrcode = fp_reg_disabled(f_2, 0, 0, 0)))
                       disabled_fp_register_fault(tmp_isrcode, 0);
                    check_type = gr_form ? CHKS_GENERAL : CHKS_FLOAT;
                    fail = (gr form && GR[r_2].nat) || (fr form && FR[f_2] == NATVAL);
                } else {
                                                                  // data form
                   if (gr form) {
                       reg_type = GENERAL;
                       check_type = CHKA_GENERAL;
                       alat index = r_1;
                       always fail = (alat index == 0);
                                                                  // fr form
                    } else {
                       reg type = FLOAT;
                       check_type = CHKA FLOAT;
                       alat index = f_1;
                       always fail = ((alat index == 0) || (alat index == 1));
                    }
                    fail = (always fail || (!alat cmp(reg type, alat index)));
                }
                if (fail) {
                    if (check_branch_implemented(check_type)) {
                       taken branch = 1;
                       IP = IP + sign ext((imm_{21} << 4), 25);
                       if (!impl uia fault supported() &&
                           ((PSR.it && unimplemented virtual address(IP, PSR.vm))
                           (!PSR.it && unimplemented physical address(IP))))
                          unimplemented_instruction_address_trap(0, IP);
                       if (PSR.tb)
                           taken branch trap();
                    } else
                       speculation fault(check type, zero ext(imm<sub>21</sub>, 21));
                } else if (data form && (aclr == `clr'))
                   alat_inval_single_entry(reg_type, alat_index);
            }
```

Interruptions: Disabled Floating-point Register fault Speculative Operation fault Unimplemented Instruction Address trap Taken Branch trap

clrrrb — Clear RRB

Format:	clrrrb clrrrb.pr	all_form pred_form	B8 B8	
Description:	In the all_form, the register rename base registers (CFM.rrb.gr, CFM.rrb.fr, and CFM.rrb.pr) are cleared. In the pred_form, the single register rename base register fo the predicates (CFM.rrb.pr) is cleared.			
	This instruction must be the last instruction in an instruction group; otherwise, operation is undefined.			
	This instruction cannot be predicated.			
Operation:	<pre>if (!followed_by_stop()) undefined_behavior();</pre>			
	<pre>if (all_form) { CFM.rrb.gr = 0; CFM.rrb.fr = 0; CFM.rrb.pr = 0; } else { // pred_form CFM.rrb.pr = 0; }</pre>			
Interruptions:	None			

clz — Count Leading Zeros

```
Format:
              (qp) clz r_1 = r_3
              The number of leading zeros in GR r_3 is placed in GR r_1.
Description:
              An Illegal Operation fault is raised on processor models that do not support the
              instruction. CPUID register 4 indicates the presence of the feature on the processor
              model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for
              details. This capability may also be determined using the test feature (tf) instruction
              using the Oclz operand.
Operation:
              if (PR[qp])
                  if (!instruction implemented(CLZ))
                      illegal operation fault();
                  check target register (r_1);
                  tmp_val = 0;
                  do {
                      if (GR[r_3] \{ 63 - tmp val \} != 0) break;
                  } while (tmp val++ < 63);</pre>
                  GR[r_1] = tmp_val;
                  GR[r_1].nat = GR[r_3].nat;
              }
```

Interruptions: Illegal Operation fault

cmp – Compare

(qp) cmp.crel.ctype $p_1, p_2 = r_2$,	r ₃ register_form	A6
(qp) cmp.crel.ctype $p_1, p_2 = im$	m ₈ , r ₃ imm8_form	A8
(qp) cmp.crel.ctype $p_1, p_2 = r0$, r ₃ parallel_inequality_form	A7
(qp) cmp.crel.ctype $p_1, p_2 = r_3$,	r0 pseudo-op	

Description: The two source operands are compared for one of ten relations specified by *crel*. This produces a boolean result which is 1 if the comparison condition is true, and 0 otherwise. This result is written to the two predicate register destinations, p_1 and p_2 . The way the result is written to the destinations is determined by the compare type specified by *ctype*.

The compare types describe how the predicate targets are updated based on the result of the comparison. The normal type simply writes the compare result to one target, and the complement to the other. The parallel types update the targets only for a particular comparison result. This allows multiple simultaneous OR-type or multiple simultaneous AND-type compares to target the same predicate register.

The unc type is special in that it first initializes both predicate targets to 0, *independent* of the qualifying predicate. It then operates the same as the normal type. The behavior of the compare types is described in Table 2-15. A blank entry indicates the predicate target is left unchanged.

				PR[<i>qp</i>]==1					
ctype	Pseudo-op of	PR[q)	0]==0		lt==0, ce NaTs		lt==1, ce NaTs		r More e NaTs
		PR[<i>p</i> ₁]	PR[<i>p</i> ₂]	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]
none				0	1	1	0	0	0
unc		0	0	0	1	1	0	0	0
or						1	1		
and				0	0			0	0
or.andcm						1	0		
orcm	or			1	1				
andcm	and					0	0	0	0
and.orcm	or.andcm			0	1				

Table 2-15.Comparison Types

In the register_form the first operand is GR r_2 ; in the imm8_form the first operand is taken from the sign-extended *imm*₈ encoding field; and in the parallel_inequality_form the first operand must be GR 0. The parallel_inequality_form is only used when the compare type is one of the parallel types, and the relation is an inequality (>, >=, <, <=). See below.

If the two predicate register destinations are the same (p_1 and p_2 specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is 1, or if the compare type is unc.

Of the ten relations, not all are directly implemented in hardware. Some are actually pseudo-ops. For these, the assembler simply switches the source operand specifiers and/or switches the predicate target specifiers and uses an implemented relation. For some of the pseudo-op compares in the imm8_form, the assembler subtracts 1 from the immediate value, making the allowed immediate range slightly different. Of the six parallel compare types, three of the types are actually pseudo-ops. The assembler

simply uses the negative relation with an implemented type. The implemented relations and how the pseudo-ops map onto them are shown in Table 2-16 (for normal and unc type compares), and Table 2-17 (for parallel type compares).

crel		are Relation a rel b)	I	Register I pseudo		Im		e Form is a lo-op of	Immediate Range
eq	a == b								-128 127
ne	a != b		eq		$p_1 \leftrightarrow p_2$	eq		$p_1 \leftrightarrow p_2$	-128 127
lt	a < b	signed							-128 127
le	a <= b		lt	$a\leftrightarrowb$	$p_1 \leftrightarrow p_2$	lt	a-1		-127 128
gt	a > b		lt	$a \leftrightarrow b$		It	a-1	$p_1 \leftrightarrow p_2$	-127 128
ge	a >= b		lt		$p_1 \leftrightarrow p_2$	lt		$p_1 \leftrightarrow p_2$	-128 127
ltu	a < b	unsigned							0 127, 2 ⁶⁴ -128 2 ⁶⁴ -1
leu	a <= b		ltu	$a \leftrightarrow b$	$p_1 \leftrightarrow p_2$	ltu	a-1		1 128, 2 ⁶⁴ -127 2 ⁶⁴
gtu	a > b		ltu	$a \leftrightarrow b$		ltu	a-1	$p_1 \leftrightarrow p_2$	1 128, 2 ⁶⁴ -127 2 ⁶⁴
geu	a >= b		ltu		$p_1 \leftrightarrow p_2$	ltu		$p_1 \leftrightarrow p_2$	0 127, 2 ⁶⁴ -128 2 ⁶⁴ -1

 Table 2-16.
 64-bit Comparison Relations for Normal and unc Compares

The parallel compare types can be used only with a restricted set of relations and operands. They can be used with equal and not-equal comparisons between two registers or between a register and an immediate, or they can be used with inequality comparisons between a register and GR 0. Unsigned relations are not provided, since they are not of much use when one of the operands is zero. For the parallel inequality comparisons, hardware only directly implements the ones where the first operand (GR r_2) is GR 0. Comparisons where the second operand is GR 0 are pseudo-ops for which the assembler switches the register specifiers and uses the opposite relation.

crel	Compare Relation (a rel b)		Register Form is a pseudo-op of	Immediate Range
eq	a == b			-128 127
ne	a != b			-128 127
lt	0 < b signed			no immediate forms
lt	a < 0	gt	$a \leftrightarrow b$	
le	0 <= b			
le	a <= 0	ge	$a \leftrightarrow b$	
gt	0 > <i>b</i>			
gt	a > 0	It	$a \leftrightarrow b$	
ge	0 >= b			
ge	<i>a</i> >= 0	le	$a \leftrightarrow b$	

Table 2-17.	64-bit Comparison Relations for Parallel Compares
-------------	---------------------------------------------------

```
if (PR[qp]) {
Operation:
                  if (p_1 == p_2)
                      illegal operation fault();
                  tmp nat = (register form ? GR[r_2].nat : 0) || GR[r_3].nat;
                  if (register form)
                      tmp src = GR[r_2];
                  else if (imm8 form)
                     tmp src = sign ext(imm_8, 8);
                  else // parallel_inequality form
                      tmp src = 0;
                  if
                          (crel == 'eq') tmp rel = tmp src == GR[r<sub>3</sub>];
                  else if (crel == 'ne') tmp rel = tmp src != GR[r<sub>3</sub>];
                  else if (crel == 'lt') tmp rel = lesser signed(tmp src, GR[r<sub>3</sub>]);
                  else if (crel == `le') tmp_rel = lesser_equal_signed(tmp_src, GR[r<sub>3</sub>]);
                  else if (crel == 'gt') tmp rel = greater signed(tmp src, GR[r<sub>3</sub>]);
                  else if (crel == 'ge') tmp_rel = greater_equal_signed(tmp_src, GR[r<sub>3</sub>]);
else if (crel == 'ltu') tmp_rel = lesser(tmp_src, GR[r<sub>3</sub>]);
                  else if (crel == 'leu') tmp_rel = lesser_equal(tmp_src, GR[r<sub>3</sub>]);
                  else if (crel == `gtu') tmp_rel = greater(tmp_src, GR[r<sub>3</sub>]);
                  else
                                              tmp_rel = greater_equal(tmp_src, GR[r<sub>3</sub>]);//'geu'
                  switch (ctype) {
                      case 'and':
                                                                          // and-type compare
                          if (tmp nat || !tmp rel) {
                             PR[p_1] = 0;
                             PR[p_2] = 0;
                          }
                         break;
                      case 'or':
                                                                          // or-type compare
                          if (!tmp nat && tmp rel) {
                             PR[p_1] = 1;
                             PR[p_2] = 1;
                          }
                         break;
                      case `or.andcm':
                                                                          // or.andcm-type compare
                         if (!tmp nat && tmp rel) {
                             PR[p_1] = 1;
                             PR[p_2] = 0;
                          }
                         break;
                      case 'unc':
                                                                          // unc-type compare
                      default:
                                                                          // normal compare
                          if (tmp nat) {
                             PR[p_1] = 0;
                             PR[p_2] = 0;
                          } else {
                             PR[p_1] = tmp rel;
                             PR[p_2] = !tmp rel;
                          }
                          break;
                  }
              } else {
                  if (ctype == 'unc') {
                      if (p_1 == p_2)
```

```
illegal_operation_fault();
    PR[p<sub>1</sub>] = 0;
    PR[p<sub>2</sub>] = 0;
}
```

Interruptions: Illegal Operation fault

cmp4 – Compare 4 Bytes

(qp) cmp4.crel.ctype $p_1, p_2 = r_2, r_3$	register_form imm8 form	A6 A8
(qp) cmp4.crel.ctype $p_1, p_2 = imm_8, r_3$ (qp) cmp4.crel.ctype $p_1, p_2 = r0, r_3$ (qp) cmp4.crel.ctype $p_1, p_2 = r_3, r0$	parallel_inequality_form pseudo-op	Að A7

Description: The least significant 32 bits from each of two source operands are compared for one of ten relations specified by *crel*. This produces a boolean result which is 1 if the comparison condition is true, and 0 otherwise. This result is written to the two predicate register destinations, p_1 and p_2 . The way the result is written to the destinations is determined by the compare type specified by *ctype*. See the Compare instruction and Table 2-15 on page 3:39.

In the register_form the first operand is GR r_2 ; in the imm8_form the first operand is taken from the sign-extended *imm*₈ encoding field; and in the parallel_inequality_form the first operand must be GR 0. The parallel_inequality_form is only used when the compare type is one of the parallel types, and the relation is an inequality (>, >=, <, <=). See the Compare instruction and Table 2-17 on page 3:40.

If the two predicate register destinations are the same (p_1 and p_2 specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is 1, or if the compare type is unc.

Of the ten relations, not all are directly implemented in hardware. Some are actually pseudo-ops. See the Compare instruction and Table 2-16 and Table 2-17 on page 3:40. The range for immediates is given below.

crel	Compare Relation (a rel b)	Immediate Range
eq	a == b	-128 127
ne	a != b	-128 127
lt	a < b signed	-128 127
le	a <= b	-127 128
gt	a > b	-127 128
ge	a >= b	-128 127
ltu	a < b unsigned	0 127, 2 ³² -128 2 ³² -1
leu	a <= b	1128, 2 ³² -1272 ³²
gtu	a > b	1 128, 2 ³² -127 2 ³²
geu	a >= b	0 127, 2 ³² -128 2 ³² -1

Table 2-18. Immediate Range for 32-bit Compares

```
Operation:
            if (PR[qp]) {
                if (p_1 == p_2)
                    illegal_operation_fault();
                tmp nat = (register form ? GR[r_2].nat : 0) || GR[r_3].nat;
                if (register form)
                   tmp\_src = GR[r_2];
                else if (imm8 form)
                    tmp_src = sign_ext(imm<sub>8</sub>, 8);
                else // parallel inequality form
                   tmp src = 0;
                if
                        (crel == 'eq') tmp rel = tmp src{31:0} == GR[r<sub>3</sub>]{31:0};
                else if (crel == 'ne')
                                         tmp rel = tmp src{31:0} != GR[r_3]{31:0};
                else if (crel == 'lt')
                    tmp rel = lesser signed(sign ext(tmp src, 32),
                                             sign ext(GR[r_3], 32));
                else if (crel == 'le')
                    tmp rel = lesser equal signed(sign ext(tmp src, 32),
                                             sign ext(GR[r_3], 32));
                else if (crel == 'qt')
                    tmp_rel = greater_signed(sign_ext(tmp_src, 32),
                                             sign ext(GR[r_3], 32));
                else if (crel == 'ge')
                    tmp rel = greater equal signed(sign ext(tmp src, 32),
                                             sign ext(GR[r_3], 32));
                else if (crel == 'ltu')
                    tmp_rel = lesser(zero_ext(tmp_src, 32),
                                             zero ext(GR[r_3], 32));
                else if (crel == 'leu')
                    tmp rel = lesser equal(zero ext(tmp src, 32),
                                             zero ext(GR[r_3], 32));
                else if (crel == 'qtu')
                    tmp rel = greater(zero ext(tmp src, 32),
                                             zero ext(GR[r_3], 32));
                           // `geu'
                else
                    tmp rel = greater equal(zero ext(tmp src, 32),
                                             zero ext(GR[r_3], 32));
                switch (ctype) {
                    case 'and':
                                                                   // and-type compare
                       if (tmp nat || !tmp rel) {
                           PR[p_1] = 0;
                           PR[p_2] = 0;
                       }
                       break;
                    case 'or':
                                                                   // or-type compare
                       if (!tmp nat && tmp rel) {
                           PR[p_1] = 1;
                           PR[p_2] = 1;
                       }
                       break;
                    case `or.andcm':
                                                                   // or.andcm-type compare
                       if (!tmp nat && tmp rel) {
                           PR[p_1] = 1;
```

```
PR[p_2] = 0;
          }
          break;
       case 'unc':
                                                      // unc-type compare
       default:
                                                      // normal compare
          if (tmp_nat) {
              PR[p_1] = 0;
              PR[p_2] = 0;
          } else {
              PR[p_1] = tmp_rel;
              PR[p_2] = !tmp_rel;
          }
          break;
   }
} else {
   if (ctype == 'unc') {
       if (p_1 == p_2)
          illegal_operation_fault();
       PR[p_1] = 0;
       PR[p_2] = 0;
   }
}
```

```
Interruptions: Illegal Operation fault
```

cmpxchg — Compare and Exchange

Format:(qp) cmpxchgsz.sem.ldhint $r_1 = [r_3], r_2$, ar.ccvM16(qp) cmp8xchg16.sem.ldhint $r_1 = [r_3], r_2$, ar.csd, ar.ccvsixteen_byte_formM16

Description: A value consisting of *sz* bytes (8 bytes for cmp8xchg16) is read from memory starting at the address specified by the value in GR r_3 . The value is zero extended and compared with the contents of the cmpxchg Compare Value application register (AR[CCV]). If the two are equal, then the least significant *sz* bytes of the value in GR r_2 are written to memory starting at the address specified by the value in GR r_3 . For cmp8xchg16, if the two are equal, then 8-bytes from GR r_2 are stored at the specified address ignoring bit 3 (GR r_3 & ~0x8), and 8 bytes from the Compare and Store Data application register (AR[CSD]) are stored at that address + 8 ((GR r_3 & ~0x8) + 8). The zero-extended value read from memory is placed in GR r_1 and the NaT bit corresponding to GR r_1 is cleared.

The values of the *sz* completer are given in Table 2-19. The *sem* completer specifies the type of semaphore operation. These operations are described in Table 2-20. See Section 4.4.7, "Sequentiality Attribute and Ordering" on page 2:82 for details on memory ordering.

Table 2-19. Memory Compare and Exchange Size

sz Completer	Bytes Accessed
1	1
2	2
4	4
8	8

Table 2-20. Compare and Exchange Semaphore Types

sem Completer	Ordering Semantics	Semaphore Operation
acq	Acquire	The memory read/write is made visible prior to all subsequent data memory accesses.
rel	Release	The memory read/write is made visible after all previous data memory accesses.

If the address specified by the value in GR r_3 is not naturally aligned to the size of the value being accessed in memory, an Unaligned Data Reference fault is taken independent of the state of the User Mask alignment checking bit, UM.ac (PSR.ac in the Processor Status Register). For the cmp8xchg16 instruction, the address specified must be 8-byte aligned.

The memory read and write are guaranteed to be atomic. For the cmp8xchg16 instruction, the 8-byte memory read and the 16-byte memory write are guaranteed to be atomic.

Both read and write access privileges for the referenced page are required. The write access privilege check is performed whether or not the memory write is performed.

This instruction is only supported to cacheable pages with write-back write policy. Accesses to NaTPages cause a Data NaT Page Consumption fault. Accesses to pages with other memory attributes cause an Unsupported Data Reference fault.

The value of the *ldhint* completer specifies the locality of the memory access. The values of the *ldhint* completer are given in Table 2-34 on page 3:152. Locality hints do not

affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

For cmp8xchg16, Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details.

```
Operation:
            if (PR[qp]) {
                size = sixteen byte form ? 16 : sz;
                if (sixteen byte_form && !instruction_implemented(CMP8XCHG16))
                    illegal operation fault();
                check target_register(r_1);
                if (GR[r_3].nat || GR[r_2].nat)
                    register nat consumption fault (SEMAPHORE);
                paddr = tlb_translate(GR[r<sub>3</sub>], size, SEMAPHORE, PSR.cpl, &mattr,
                                        &tmp unused);
                if (!ma supports semaphores(mattr))
                    unsupported data reference fault(SEMAPHORE, GR[r<sub>3</sub>]);
                if (sixteen byte form) {
                    if (sem == 'acq')
                        val = mem xchg16 cond(AR[CCV], GR[r_2], AR[CSD], paddr, UM.be,
                                              mattr, ACQUIRE, ldhint);
                    else // 'rel'
                        val = mem xchg16 cond(AR[CCV], GR[r_2], AR[CSD], paddr, UM.be,
                                              mattr, RELEASE, ldhint);
                } else {
                    if (sem == 'acq')
                        val = mem xchg cond(AR[CCV], GR[r_2], paddr, size, UM.be, mattr,
                                              ACQUIRE, 1dhint);
                    else // 'rel'
                        val = mem xchg cond(AR[CCV], GR[r_2], paddr, size, UM.be, mattr,
                                              RELEASE, 1dhint);
                    val = zero ext(val, size * 8);
                }
                if (AR[CCV] == val)
                    alat inval multiple entries (paddr, size);
                GR[r_1] = val;
                GR[r_1].nat = 0;
             }
Interruptions: Illegal Operation fault
                                                        Data Key Miss fault
             Register NaT Consumption fault
                                                        Data Key Permission fault
             Unimplemented Data Address fault
                                                        Data Access Rights fault
             Data Nested TLB fault
                                                        Data Dirty Bit fault
             Alternate Data TLB fault
                                                        Data Access Bit fault
             VHPT Data fault
                                                        Data Debug fault
                                                        Unaligned Data Reference fault
             Data TLB fault
```

Data Page Not Present fault

Data NaT Page Consumption fault

cover – Cover Stack Frame

Format: cover

Description: A new stack frame of zero size is allocated which does not include any registers from the previous frame (as though all output registers in the previous frame had been locals). The register rename base registers are reset. If interruption collection is disabled (PSR.ic is zero), then the old value of the Current Frame Marker (CFM) is copied to the Interruption Function State register (IFS), and IFS.v is set to one.

A cover instruction must be the last instruction in an instruction group; otherwise, operation is undefined.

This instruction cannot be predicated.

```
Operation:
            if (!followed by stop())
                undefined behavior();
            if (PSR.cpl == 0 && PSR.vm == 1)
                virtualization fault();
            alat frame update(CFM.sof, 0);
            rse preserve frame(CFM.sof);
            if (PSR.ic == 0) {
                CR[IFS].ifm = CFM;
                CR[IFS].v = 1;
            }
            CFM.sof = 0;
            CFM.sol = 0;
            CFM.sor = 0;
            CFM.rrb.gr = 0;
            CFM.rrb.fr = 0;
            CFM.rrb.pr = 0;
```

Interruptions: Virtualization fault

czx – Compute Zero Index

Format:	(qp) czx1.1 $r_1 = r_3$	one_byte_form, left_form	129
	(qp) czx1.r $r_1 = r_3$	one_byte_form, right_form	129
	(qp) czx2.1 $r_1 = r_3$	two_byte_form, left_form	129
	(qp) czx2.r $r_1 = r_3$	two_byte_form, right_form	129

Description: GR r_3 is scanned for a zero element. The element is either an 8-bit aligned byte (one_byte_form) or a 16-bit aligned pair of bytes (two_byte_form). The index of the first zero element is placed in GR r_1 . If there are no zero elements in GR r_3 , a default value is placed in GR r_1 . Table 2-21 gives the possible result values. In the left_form, the source is scanned from most significant element to least significant element, and in the right_form it is scanned from least significant element to most significant element.

Table 2-21. Result Ranges for czx

Size	Element Width	Range of Result if Zero Element Found	Default Result if No Zero Element Found
1	8 bit	0-7	8
2	16 bit	0-3	4

Operation:

if (PR[qp]) { check target register(r₁);

```
if (one byte form) {
   if (left form) {
                             // scan from most significant down
             ((GR[r_3] \& 0xff000000000000) == 0) GR[r_1] = 0;
      if
      else if ((GR[r_3] & 0x00ff0000000000) == 0) GR[r_1] = 1;
      else if ((GR[r_3] & 0x0000ff00000000) == 0) GR[r_1] = 2;
      else if ((GR[r_3] & 0x000000ff0000000) == 0) GR[r_1] = 3;
      else if ((GR[r_3] \& 0x0000000ff000000) == 0) GR[r_1] = 4;
      else if ((GR[r_3] \& 0x00000000ff0000) == 0) GR[r_1] = 5;
      else if ((GR[r_3] & 0x0000000000000ff) == 0) GR[r_1] = 7;
      else GR[r_1] = 8;
   } else { // right form
                             scan from least significant up
      if
             ((GR[r_3] \& 0x0000000000000ff) == 0) GR[r_1] = 0;
      else if ((GR[r_3] & 0x000000000ff0000) == 0) GR[r_1] = 2;
      else if ((GR[r_3] & 0x0000000ff000000) == 0) GR[r_1] = 3;
      else if ((GR[r_3] & 0x000000ff0000000) == 0) GR[r_1] = 4;
      else if ((GR[r_3] & 0x0000ff00000000) == 0) GR[r_1] = 5;
      else if ((GR[r_3] \& 0x00ff0000000000) == 0) GR[r_1] = 6;
      else if ((GR[r_3] & 0xff000000000000 == 0) GR[r_1] = 7;
      else GR[r_1] = 8;
   }
} else { // two byte form
   if (left form) {
                             // scan from most significant down
             ((GR[r_3] \& 0xfff00000000000) == 0) GR[r_1] = 0;
      if
      else if ((GR[r_3] & 0x0000ffff0000000) == 0) GR[r_1] = 1;
      else if ((GR[r_3] & 0x0000000ffff0000) == 0) GR[r_1] = 2;
      else if ((GR[r_3] & 0x00000000000ffff) == 0) GR[r_1] = 3;
      else GR[r_1] = 4;
   } else { // right form
                             scan from least significant up
      if
             ((GR[r_3] \& 0x00000000000fff) == 0) GR[r_1] = 0;
      else if ((GR[r_3] \& 0x0000000ffff0000) == 0) GR[r_1] = 1;
```

```
else if ((GR[r<sub>3</sub>] & 0x0000ffff00000000) == 0) GR[r<sub>1</sub>] = 2;
else if ((GR[r<sub>3</sub>] & 0xffff00000000000) == 0) GR[r<sub>1</sub>] = 3;
else GR[r<sub>1</sub>] = 4;
}
GR[r<sub>1</sub>].nat = GR[r<sub>3</sub>].nat;
```

Interruptions: Illegal Operation fault

}

dep – Deposit

Format:	(qp) dep $r_1 = r_2, r_3, pos_6, len_4$	merge_form, register_form	I15
	$(qp) \text{ dep } r_1 = imm_1, r_3, pos_6, len_6$	merge_form, imm_form	114
	(qp) dep.z $r_1 = r_2$, pos_6 , len_6	zero_form, register_form	112
	(qp) dep.z $r_1 = imm_8, pos_6, len_6$	zero_form, imm_form	113

Description: In the merge_form, a right justified bit field taken from the first source operand is deposited into the value in GR r_3 at an arbitrary bit position and the result is placed in GR r_1 . In the register_form the first source operand is GR r_2 ; and in the imm_form it is the sign-extended value specified by imm_1 (either all ones or all zeroes). The deposited bit field begins at the bit position specified by the pos_6 immediate and extends to the left (towards the most significant bit) a number of bits specified by the len immediate. Note that *len* has a range of 1-16 in the register_form and 1-64 in the imm_form. The pos_6 immediate has a range of 0 to 63.

In the zero_form, a right justified bit field taken from either the value in GR r_2 (in the register_form) or the sign-extended value in imm_8 (in the imm_form) is deposited into GR r_1 and all other bits in GR r_1 are cleared to zero. The deposited bit field begins at the bit position specified by the pos_6 immediate and extends to the left (towards the most significant bit) a number of bits specified by the *len* immediate. The *len* immediate has a range of 1-64 and the pos_6 immediate has a range of 0 to 63.

In the event that the deposited bit field extends beyond bit 63 of the target, i.e., $len + pos_6 > 64$, the most significant $len + pos_6 - 64$ bits of the deposited bit field are truncated. The *len* immediate is encoded as *len* minus 1 in the instruction.

The operation of dep $r_1 = r_2$, r_3 , 36, 16 is illustrated in Figure 2-5.



Figure 2-5. Deposit Example (merge_form)

The operation of dep.z r1 = r2, 36, 16 is illustrated in Figure 2-6.

Figure 2-6. Deposit Example (zero_form)



```
Operation:
              if (PR[qp]) {
                  check_target_register(r_1);
                  if (imm_form) {
                      tmp_src = (merge_form ? sign_ext(imm<sub>1</sub>, 1) : sign_ext(imm<sub>8</sub>, 8));
                       tmp_nat = merge_form ? GR[r<sub>3</sub>].nat : 0;
                      tmp_len = len_6;
                  } else {
                                                                            // register form
                      tmp\_src = GR[r_2];
                      tmp_nat = (merge_form ? GR[r_3].nat : 0) || GR[r_2].nat;
                      tmp_len = merge_form ? len<sub>4</sub> : len<sub>6</sub> ;
                  }
                  if (pos_6 + tmp_len u > 64)
                      tmp len = 64 - pos_6;
                  if (merge_form)
                      GR[r_1] = GR[r_3];
                  else // zero form
                      GR[r_1] = 0;
                  GR[r_1] \{ (pos_6 + tmp_len - 1): pos_6 \} = tmp_src \{ (tmp_len - 1): 0 \};
                  GR[r_1].nat = tmp_nat;
              }
```

Interruptions: Illegal Operation fault

epc — Enter Privileged Code

Format: epc

Description: This instruction increases the privilege level. The new privilege level is given by the TLB entry for the page containing this instruction. This instruction can be used to implement calls to higher-privileged routines without the overhead of an interruption.

Before increasing the privilege level, a check is performed. The PFS.ppl (previous privilege level) is checked to ensure that it is not more privileged than the current privilege level. If this check fails, the instruction takes an Illegal Operation fault.

If the check succeeds, then the privilege is increased as follows:

 If instruction address translation is enabled and the page containing the epc instruction has execute-only page access rights and the privilege level assigned to the page is higher than (numerically less than) the current privilege level, then the current privilege level is set to the privilege level field in the translation for the page containing the epc instruction. This instruction can promote but cannot demote, and the new privilege comes from the TLB entry.

If instruction address translation is disabled, then the current privilege level is set to 0 (most privileged).

Instructions after the epc in the same instruction group may be executed at the old privilege level or the new, higher privilege level. Instructions in subsequent instruction groups will be executed at the new, higher privilege level.

• If the page containing the epc instruction has any other access rights besides execute-only, or if the privilege level assigned to the page is lower or equal to (numerically greater than or equal to) the current privilege level, then no action is taken (the current privilege level is unchanged).

Note that the ITLB is actually only read once, at instruction fetch. Information from the access rights and privilege level fields from the translation is then used in executing this instruction.

This instruction cannot be predicated.

Interruptions: Illegal Operation fault

B8

extr – Extract

Format:	(qp) extr $r_1 = r_3$, pos_6 , len_6	signed_form	111
	(qp) extr.u $r_1 = r_3, pos_6, len_6$	unsigned_form	111

Description: A field is extracted from GR r_3 , either zero extended or sign extended, and placed right-justified in GR r_1 . The field begins at the bit position given by the second operand and extends len_6 bits to the left. The bit position where the field begins is specified by the pos_6 immediate. The extracted field is sign extended in the signed_form or zero extended in the unsigned_form. The sign is taken from the most significant bit of GR r_3 , the sign is taken from the most significant bit of GR r_3 . The immediate value len_6 can be any number in the range 1 to 64, and is encoded as len_6-1 in the instruction. The immediate value pos_6 can be any value in the range 0 to 63.

The operation of extr r1 = r3, 7, 50 is illustrated in Figure 2-7.



Figure 2-7. Extract Example

Interruptions: Illegal Operation fault

fabs — Floating-point Absolute Value

Format:	(qp) fabs $f_1 = f_3$	pseudo-op of: (qp) fmerge.s $f_1 = f0, f_3$	
Description:	The absolute value of the value in FR f_3 is computed and placed in FR f_1 .		
	If FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.		
Operation:	See "fmerge - Floating-point Merge" of	on page 3:80.	

fadd — Floating-point Add

Format: (qp) fadd.pc.sf $f_1 = f_3, f_2$

pseudo-op of: (qp) fma.pc.sf $f_1 = f_3$, f1, f_2

Description: FR f_3 and FR f_2 are added (computed to infinite precision), rounded to the precision indicated by *pc* (and possibly FPSR.*sf.pc* and FPSR.*sf.wre*) using the rounding mode specified by FPSR.*sf.rc*, and placed in FR f_1 . If either FR f_3 or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

The mnemonic values for the opcode's pc are given in Table 2-22. The mnemonic values for *sf* are given in Table 2-23. For the encodings and interpretation of the status field's pc, *wre*, and *rc*, refer to Table 5-5 and Table 5-6 on page 1:90.

Table 2-22. Specified pc Mnemonic Values

pc Mnemonic	Precision Specified
.\$	single
.d	double
none	dynamic (i.e. use pc value in status field)

Table 2-23.sf Mnemonic Values

sf Mnemonic	Status Field Accessed
.s0 or none	sf0
.s1	sf1
.s2	sf2
.s3	sf3

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

famax — Floating-point Absolute Maximum

Format:	(<i>qp</i>) famax. <i>sf</i> $f_1 = f_2, f_3$ F8		
Description:	The operand with the larger absolute value is placed in FR f_1 . If the magnitude of FR equals the magnitude of FR f_3 , FR f_1 gets FR f_3 .		
	If either FR f_2 or FR f_3 is a NaN, FR f_1 gets FR f_3 .		
	If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.		
	This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as fcmp.lt operation.		
	The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56.		
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f₁); if (tmp_isrcode = fp_reg_disabled(f₁, f₂, f₃, 0)) disabled_fp_register_fault(tmp_isrcode, 0);</pre>		
	<pre>if (fp_is_natval(FR[f₂]) fp_is_natval(FR[f₃])) { FR[f₁] = NATVAL; } else { fminmax_exception_fault_check(f₂, f₃, sf, &tmp_fp_env); if (fp_raise_fault(tmp_fp_env)) fp_exception_fault(fp_decode_fault(tmp_fp_env)); tmp_right = fp_reg_read(FR[f₂]); tmp_left = fp_reg_read(FR[f₃]); tmp_right.sign = FP_SIGN_POSITIVE; tmp_left.sign = FP_SIGN_POSITIVE; tmp_bool_res = fp_less_than(tmp_left, tmp_right); FR[f₁] = tmp_bool_res ? FR[f₂] : FR[f₃]; fp_update_fpsr(sf, tmp_fp_env); }</pre>		
	fp update $psr(f_1)$;		
	}		
FP Exceptions	: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault		
Interruptions:	Illegal Operation fault Floating-point Exception fault Disabled Floating-point Register fault		

famin — Floating-point Absolute Minimum

Format:	(qp) famin.sf $f_1 = f_2, f_3$	F8		
Description:	The operand with the smaller absolute value is placed in FR f_1 . If the magnitude of FR equals the magnitude of FR f_3 , FR f_1 gets FR f_3 .			
	If either FR f_2 or FR f_3 is a NaN, FR f_1 gets FR f_3 .			
	If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed resu			
	This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as fcmp.lt operation.			
	The mnemonic values for sf are given in Table	e 2-23 on page 3:56.		
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f₁); if (tmp_isrcode = fp_reg_disabled(f₁ disabled_fp_register_fault(tmp_isrcode); } }</pre>			
	<pre>if (fp_is_natval(FR[f₂]) fp_is_natval(FR[f₃])) { FR[f₁] = NATVAL; } else { fminmax_exception_fault_check(f₂, f₃, sf, &tmp_fp_env); if (fp_raise_fault(tmp_fp_env)) fp_exception_fault(fp_decode_fault(tmp_fp_env)); tmp_left = fp_reg_read(FR[f₂]); tmp_right = fp_reg_read(FR[f₃]); tmp_left.sign = FP_SIGN_POSITIVE; tmp_right.sign = FP_SIGN_POSITIVE; tmp_bool_res = fp_less_than(tmp_left, tmp_right); FR[f₁] = tmp_bool_res ? FR[f₂] : FR[f₃]; fp_update_fpsr(sf, tmp_fp_env); }</pre>			
	<pre>fp_update_psr(f1); }</pre>			
FP Exceptions	: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault			
Interruptions:	Illegal Operation fault Disabled Floating-point Register fault	Floating-point Exception fault		

fand — Floating-point Logical And

Format: (qp) fand $f_1 = f_2, f_3$

Description: The bit-wise logical AND of the significand fields of FR f_2 and FR f_3 is computed. The resulting value is stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f<sub>1</sub>);
    if (tmp_isrcode = fp_reg_disabled(f<sub>1</sub>, f<sub>2</sub>, f<sub>3</sub>, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);

    if (fp_is_natval(FR[f<sub>2</sub>]) || fp_is_natval(FR[f<sub>3</sub>])) {
        FR[f<sub>1</sub>] = NATVAL;
    } else {
        FR[f<sub>1</sub>].significand = FR[f<sub>2</sub>].significand & FR[f<sub>3</sub>].significand;
        FR[f<sub>1</sub>].exponent = FP_INTEGER_EXP;
        FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f<sub>1</sub>);
}
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

F9

fandcm — Floating-point And Complement

Format: (*qp*) fandcm $f_1 = f_2, f_3$

Description: The bit-wise logical AND of the significand field of FR f_2 with the bit-wise complemented significand field of FR f_3 is computed. The resulting value is stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If either FR f_2 or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f<sub>1</sub>);
    if (tmp_isrcode = fp_reg_disabled(f<sub>1</sub>, f<sub>2</sub>, f<sub>3</sub>, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);

    if (fp_is_natval(FR[f<sub>2</sub>]) || fp_is_natval(FR[f<sub>3</sub>])) {
        FR[f<sub>1</sub>] = NATVAL;
    } else {
        FR[f<sub>1</sub>].significand = FR[f<sub>2</sub>].significand & ~FR[f<sub>3</sub>].significand;
        FR[f<sub>1</sub>].exponent = FP_INTEGER_EXP;
        FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f<sub>1</sub>);
}
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

F9

fc - Flush Cache

Format:	(qp) fc r ₃	invalidate_line_form	M28
	(qp) fc.i r ₃	instruction_cache_coherent_form	M28

Description: In the invalidate_line form, the cache line associated with the address specified by the value of GR r_3 is invalidated from all levels of the processor cache hierarchy. The invalidation is broadcast throughout the coherence domain. If, at any level of the cache hierarchy, the line is inconsistent with memory it is written to memory before invalidation. The line size affected is at least 32-bytes (aligned on a 32-byte boundary). An implementation may flush a larger region.

In the instruction_cache_coherent form, the cache line specified by GR r_3 is flushed in an implementation-specific manner that ensures that the instruction caches are coherent with the data caches. The fc.i instruction is not required to invalidate the targeted cache line nor write the targeted cache line back to memory if it is inconsistent with memory, but may do so if this is required to make the instruction caches coherent with the data caches. The fc.i instruction is broadcast throughout the coherence domain if necessary to make all instruction caches coherent. The line size affected is at least 32-bytes (aligned on a 32-byte boundary). An implementation may flush a larger region.

When executed at privilege level 0, fc and fc.i perform no access rights or protection key checks. At other privilege levels, fc and fc.i perform access rights checks as if they were 1-byte reads, but do not perform any protection key checks (regardless of PSR.pk).

The memory attribute of the page containing the affected line has no effect on the behavior of these instructions. The fc instruction can be used to remove a range of addresses from the cache by first changing the memory attribute to non-cacheable and then flushing the range.

These instructions follow data dependency ordering rules; they are ordered only with respect to previous load, store or semaphore instructions to the same line. fc and fc.i have data dependencies in the sense that any prior stores by this processor will be included in the flush operation. Subsequent memory operations to the same line need not wait for prior fc or fc.i completion before being globally visible. fc and fc.i are unordered operations, and are not affected by a memory fence (mf) instruction. These instructions are ordered with respect to the sync.i instruction.

```
Operation: if (PR[qp]) {
    itype = NON_ACCESS|FC|READ;
    if (GR[r<sub>3</sub>].nat)
        register_nat_consumption_fault(itype);
    tmp_paddr = tlb_translate_nonaccess(GR[r<sub>3</sub>], itype);
    if (invalidate_line_form)
        mem_flush(tmp_paddr);
    else // instruction_cache_coherent_form
        make_icache_coherent(tmp_paddr);
}
```

Interruptions: Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault

Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault Data Access Rights fault

fchkf — Floating-point Check Flags

Format: (qp) fchkf.sf target₂₅

Description: The flags in FPSR.*sf*.flags are compared with FPSR.s0.flags and FPSR.traps. If any flags set in FPSR.*sf*.flags correspond to FPSR.traps which are enabled, or if any flags set in FPSR.*sf*.flags are not set in FPSR.s0.flags, then a branch to *target*₂₅ is taken.

The $target_{25}$ operand, specifies a label to branch to. This is encoded in the instruction as a signed immediate displacement (imm_{21}) between the target bundle and the bundle containing this instruction $(imm_{21} = target_{25} - IP >> 4)$.

The branching behavior of this instruction can be optionally unimplemented. If the instruction would have branched, and the branching behavior is not implemented, then a Speculative Operation fault is taken and the value specified by imm_{21} is zero-extended and placed in the Interruption Immediate control register (IIM). The fault handler emulates the branch by sign-extending the IIM value, adding it to IIP and returning.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation:
            if (PR[qp]) {
                switch (sf) {
                    case 's0':
                       tmp flags = AR[FPSR].sf0.flags;
                       break;
                    case `s1':
                       tmp flags = AR[FPSR].sfl.flags;
                       break;
                    case 's2':
                       tmp flags = AR[FPSR].sf2.flags;
                       break;
                    case 's3':
                       tmp flags = AR[FPSR].sf3.flags;
                       break;
                }
                if ((tmp flags & ~AR[FPSR].traps) || (tmp flags & ~AR[FPSR].sf0.flags)) {
                    if (check branch implemented (FCHKF)) {
                       taken branch = 1;
                       IP = IP + sign ext((imm_{21} << 4), 25);
                       if (!impl uia fault supported() &&
                           ((PSR.it && unimplemented virtual address(IP, PSR.vm))
                           (!PSR.it && unimplemented physical address(IP)))
                           unimplemented instruction address_trap(0, IP);
                       if (PSR.tb)
                           taken branch trap();
                    } else
                        speculation fault(FCHKF, zero ext(imm<sub>21</sub>, 21));
                }
             }
```

FP Exceptions: None

Interruptions: Speculative Operation fault Unimplemented Instruction Address trap Taken Branch trap

F14
fclass — Floating-point Class

Format: (qp) fclass.fcrel.fctype p_1 , $p_2 = f_2$, fclass₉

Description: The contents of FR f_2 are classified according to the $fclass_9$ completer as shown in Table 2-25. This produces a boolean result based on whether the contents of FR f_2 agrees with the floating-point number format specified by $fclass_9$, as specified by the *fcrel* completer. This result is written to the two predicate register destinations, p_1 and p_2 . The result written to the destinations is determined by the compare type specified by *fctype*.

The allowed types are Normal (or *none*) and unc. See Table 2-26 on page 3:67. The assembly syntax allows the specification of membership or non-membership and the assembler swaps the target predicates to achieve the desired effect.

Table 2-24. Floating-point Class Relations

fcrel	Test Relation
m	FR f_2 agrees with the pattern specified by $fclass_9$ (is a member)
nm	FR f_2 does not agree with the pattern specified by $fclass_9$ (is not a member)

A number agrees with the pattern specified by *fclass*₉ if:

- the number is NaTVal and fclass₉ {8} is 1, or
- the number is a quiet NaN and fclass₉ {7} is 1, or
- the number is a signaling NaN and *fclass*₉ {6} is 1, or
- the sign of the number agrees with the sign specified by one of the two low-order bits of *fclass_g*, and the type of the number (disregarding the sign) agrees with the number-type specified by the next four bits of *fclass_g*, as shown in Table 2-25.

Note: An *fclass*₉ of 0x1FF is equivalent to testing for any supported operand.

The class names used in Table 2-25 are defined in Table 5-2, "Floating-point Register Encodings" on page 1:86.

Table 2-25. Floating-point Classes

fclass ₉	Class	Mnemonic
Either these cases can be tested for		
0x0100	NaTVal	@nat
0x080	Quiet NaN	@qnan
0x040	Signaling NaN	@snan
or the OR of the following two cases		
0x001	Positive	@pos
0x002	Negative	@neg
AND'ed with OR of the following four cases		
0x004	Zero	@zero
0x008	Unnormalized	@unorm
0x010	Normalized	@norm
0x020	Infinity	@inf

```
Operation:
              if (PR[qp]) {
                   if (p_1 == p_2)
                       illegal_operation_fault();
                   if (tmp_isrcode = fp_reg_disabled(f_2, 0, 0, 0))
                       disabled fp register fault(tmp isrcode, 0);
                   tmp rel = (\{fclass_{9}\{0\} \& \{FR[f_{2}], sign \mid | fclass_{9}\{1\} \& FR[f_{2}], sign)
                                   && ((fclass<sub>9</sub>{2} && fp_is_zero(FR[f<sub>2</sub>]))||
                                         (fclass_{9}{3} \& fp_is\_unorm(FR[f_2])) ||
                                         (fclass_{9}{4} \& fp_is_normal(FR[f_2])) ||
                                         (fclass<sub>9</sub>{5} && fp_is_inf(FR[f<sub>2</sub>]))
                                       )
                                   )
                               || (fclass_{9}\{6\} \& fp_is_snan(FR[f_2]))
                               || (fclass_{9}{7} \& fp_is_qnan(FR[f_2]))
                               || (fclass<sub>9</sub>{8} && fp_is_natval(FR[f<sub>2</sub>]));
                   tmp nat = fp is natval(FR[f_2]) && (!fclass_9{8});
                   if (tmp_nat) {
                       PR[p_1] = 0;
                       PR[p_2] = 0;
                   } else {
                       PR[p_1] = tmp rel;
                       PR[p_2] = !tmp rel;
                  }
              } else {
                  if (fctype == 'unc') {
                       if (p_1 == p_2)
                          illegal_operation_fault();
                       PR[p_1] = 0;
                       PR[p_2] = 0;
                  }
               }
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fclrf — Floating-point Clear Flags

Format:	(qp) fclrf.sf
Description:	The status field's 6-bit flags field is reset to zero. The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56.
Operation:	<pre>if (PR[qp]) { fp_set_sf_flags(sf, 0); }</pre>

FP Exceptions: None

Interruptions: None

fcmp — Floating-point Compare

Format: (qp) fcmp.frel.fctype.sf p_1 , $p_2 = f_2$, f_3

Description: The two source operands are compared for one of twelve relations specified by *frel*. This produces a boolean result which is 1 if the comparison condition is true, and 0 otherwise. This result is written to the two predicate register destinations, p_1 and p_2 . The way the result is written to the destinations is determined by the compare type specified by *fctype*. The allowed types are Normal (or *none*) and unc.

					PR[q	p]==1		
fctype	PR[q	p]==0		lt==0, e NaTVals		lt==1, e NaTVals		r More NaTVals
	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]	PR[<i>p</i> ₁]	PR[<i>p</i> ₂]
none			0	1	1	0	0	0
unc	0	0	0	1	1	0	0	0

Table 2-26. Floating-point Comparison Types

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

The relations are defined for each of the comparison types in Table 2-27. Of the twelve relations, not all are directly implemented in hardware. Some are actually pseudo-ops. For these, the assembler simply switches the source operand specifiers and/or switches the predicate target specifiers and uses an implemented relation.

Quiet NaN frel Completer frel Relation as Operand **Pseudo-op of** Unabbreviated Signals Invalid eq equal $f_2 == f_3$ No less than $f_2 < f_3$ Yes lt le less than or equal $f_2 <= f_3$ Yes Yes gt greater than $f_2 > f_3$ lt $f_2 \leftrightarrow f_3$ greater than or equal Yes ge $f_2 >= f_3$ le $f_2 \leftrightarrow f_3$ unordered No unord f₂?f₃ not equal $!(f_2 == f_3)$ No neq eq $p_1 \leftrightarrow p_2$ nlt not less than $!(f_2 < f_3)$ lt $p_1 \leftrightarrow p_2$ Yes not less than or equal nle $!(f_2 \le f_3)$ le Yes $p_1 \leftrightarrow p_2$ not greater than $!(f_2 > f_3)$ lt Yes ngt $f_2 \leftrightarrow f_3$ $p_1 \leftrightarrow p_2$ nge not greater than or equal $!(f_2 \ge f_3)$ le $f_2 \leftrightarrow f_3$ Yes $p_1 \leftrightarrow p_2$ ordered $!(f_2?f_3)$ No ord unord $p_1 \leftrightarrow p_2$

Table 2-27. Floating-point Comparison Relations

```
Operation:
            if (PR[qp]) {
                if (p_1 == p_2)
                   illegal_operation_fault();
                if (tmp isrcode = fp reg disabled(f_2, f_3, 0, 0))
                   disabled fp register fault(tmp isrcode, 0);
                if (fp is natval(FR[f_2]) || fp is natval(FR[f_3])) {
                    PR[p_1] = 0;
                   PR[p_2] = 0;
                } else {
                    fcmp exception fault check(f2, f3, frel, sf, &tmp fp env);
                    if (fp raise fault(tmp fp env))
                       fp exception fault(fp decode fault(tmp fp env));
                   tmp_fr2 = fp_reg_read(FR[f_2]);
                    tmp fr3 = fp reg read(FR[f_3]);
                    if
                            (frel == 'eq') tmp rel = fp equal(tmp fr2,
                                                                   tmp fr3);
                   else if (frel == 'lt') tmp_rel = fp_less_than(tmp_fr2,
                                                                   tmp_fr3);
                   else if (frel == 'le')
                                            tmp_rel = fp_lesser_or_equal(tmp_fr2,
                                                                   tmp fr3);
                   else if (frel == 'gt')
                                            tmp rel = fp less than(tmp fr3,
                                                                   tmp fr2);
                   else if (frel == 'ge') tmp_rel = fp_lesser_or_equal(tmp_fr3,
                                                                   tmp fr2);
                   else if (frel == `unord')tmp_rel = fp_unordered(tmp_fr2,
                                                                   tmp fr3);
                   else if (frel == 'neq') tmp rel = !fp equal(tmp fr2,
                                                                   tmp fr3);
                   else if (frel == `nlt') tmp_rel = !fp_less_than(tmp_fr2,
                                                                  tmp fr3);
                   else if (frel == 'nle') tmp rel = !fp lesser or equal(tmp fr2,
                                                                   tmp fr3);
                   else if (frel == 'ngt') tmp rel = !fp less than(tmp fr3,
                                                                   tmp fr2);
                   else if (frel == 'nge') tmp rel = !fp lesser or equal(tmp fr3,
                                                                   tmp fr2);
                   else
                                             tmp rel = !fp unordered(tmp fr2,
                                                                   tmp fr3); // `ord'
                    PR[p_1] = tmp rel;
                   PR[p_2] = !tmp_rel;
                   fp update fpsr(sf, tmp fp env);
                }
            } else {
                if (fctype == 'unc') {
                    if (p_1 == p_2)
                       illegal_operation_fault();
                   PR[p_1] = 0;
                   PR[p_2] = 0;
                }
            }
```

FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

Floating-point Exception fault

fcvt.fx — Convert Floating-point to Integer

Format:	(qp) fcvt.fx.sf $f_1 = f_2$ (qp) fcvt.fx.trunc.sf $f_1 = f_2$ (qp) fcvt.fxu.sr $f_1 = f_2$ (qp) fcvt.fxu.trunc.sf $f_1 = f_2$	signed_form signed_form, trunc_form unsigned_form unsigned_form, trunc_form	F10 F10 F10 F10
Description:	FR f_2 is treated as a register format floating- (signed_form) or unsigned integer (unsigned specified in the FPSR. <i>sf.rc</i> , or using Round-to used. The result is placed in the 64-bit signifi f_1 is set to the biased exponent for 2.0 ⁶³ (0x positive (0). If the result of the conversion of the 64-bit integer indefinite value 0x800000 IEEE Invalid Operation Floating-point Except	I_form) using either the rounding mod-Zero if the trunc_form of the instructic cand field of FR f_1 . The exponent field of 1003E) and the sign field of FR f_1 is se annot be represented as a 64-bit integ 0000000000 is used as the result, if the	on is of FR et to ger,
	If FR f_2 is a NaTVal, FR f_1 is set to NaTVal inst	cead of the computed result.	
	The mnemonic values for <i>sf</i> are given in Tab	e 2-23 on page 3:56.	
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f₁); if (tmp_isrcode = fp_reg_disabled(f₁ disabled_fp_register_fault(tmp_i)</pre>		
	<pre>if (tmp_res.exponent) tmp_res.significand = fp_</pre>	<pre>trunc_form, sf, &tmp_fp_env); fault(tmp_fp_env));)) { INDEFINITE; EXP; E; (fp_reg_read(FR[f₂]), &tmp_fp_env) U64_rsh((FP_INTEGER_EXP - tmp_res.exponen ign) mp_res.significand) + 1; significand; EXP; E;</pre>	

FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Inexact (I)

Floating-point Exception fault Floating-point Exception trap

fcvt.xf - Convert Signed Integer to Floating-point

Format: (qp) fcvt.xf $f_1 = f_2$

Description: The 64-bit significand of FR f_2 is treated as a signed integer and its register file precision floating-point representation is placed in FR f_1 .

If FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

This operation is always exact and is unaffected by the rounding mode.

```
Operation:
             if (PR[qp]) {
                 fp check target register(f_1);
                 if (tmp_isrcode = fp_reg_disabled(f_1, f_2, 0, 0))
                     disabled fp register fault(tmp isrcode, 0);
                 if (fp_is_natval(FR[f<sub>2</sub>])) {
                     FR[f_1] = NATVAL;
                 } else {
                     tmp\_res = FR[f_2];
                     if (tmp res.significand{63}) {
                         tmp res.significand = (~tmp res.significand) + 1;
                         tmp res.sign = 1;
                     } else
                         tmp_res.sign = 0;
                     tmp res.exponent = FP INTEGER EXP;
                     tmp res = fp normalize(tmp res);
                     FR[f<sub>1</sub>].significand = tmp res.significand;
                     FR[f<sub>1</sub>].exponent = tmp res.exponent;
                     FR[f<sub>1</sub>].sign = tmp_res.sign;
                 }
                 fp update psr(f_1);
             }
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fcvt.xuf - Convert Unsigned Integer to Floating-point

Format: (*qp*) fcvt.xuf.*pc.sf* f₁ = f₃ pseudo-op of: (*qp*) fma.*pc.sf* f₁ = f₃, f1, f0
Description: FR f₃ is multiplied with FR 1, rounded to the precision indicated by *pc* (and possibly FPSR.*sf.pc* and FPSR.*sf.wre*) using the rounding mode specified by FPSR.*sf.rc*, and placed in FR f₁.
Note: Multiplying FR f₃ with FR 1 (a 1.0) normalizes the canonical representation of an integer in the floating-point register file producing a normal floating-point value.
If FR f₃ is a NaTVal, FR f₁ is set to NaTVal instead of the computed result.

The mnemonic values for the opcode's *pc* are given in Table 2-22 on page 3:56. The mnemonic values for *sf* are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's *pc*, *wre*, and *rc*, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

fetchadd — Fetch and Add Immediate

Format:	(qp) fetchadd4.sem.ldhint $r_1 = [r_3]$, inc ₃	four_byte_form	M17
	(<i>qp</i>) fetchadd8.sem.ldhint $r_1 = [r_3]$, inc ₃	eight_byte_form	M17

Description: A value consisting of four or eight bytes is read from memory starting at the address specified by the value in GR r_3 . The value is zero extended and added to the sign-extended immediate value specified by inc_3 . The values that may be specified by inc_3 are: -16, -8, -4, -1, 1, 4, 8, 16. The least significant four or eight bytes of the sum are then written to memory starting at the address specified by the value in GR r_3 . The zero-extended value read from memory is placed in GR r_1 and the NaT bit corresponding to GR r_1 is cleared.

The *sem* completer specifies the type of semaphore operation. These operations are described in Table 2-28. See Section 4.4.7, "Sequentiality Attribute and Ordering" on page 2:82 for details on memory ordering.

sem Completer	Ordering Semantics	Semaphore Operation
acq	Acquire	The memory read/write is made visible prior to all subsequent data memory accesses.
rel	Release	The memory read/write is made visible after all previous data memory accesses.

Table 2-28. Fetch and Add Semaphore Types

The memory read and write are guaranteed to be atomic for accesses to pages with cacheable, writeback memory attribute. For accesses to other memory types, atomicity is platform dependent. Details on memory attributes are described in Section 4.4, "Memory Attributes" on page 2:75.

If the address specified by the value in GR r_3 is not naturally aligned to the size of the value being accessed in memory, an Unaligned Data Reference fault is taken independent of the state of the User Mask alignment checking bit, UM.ac (PSR.ac in the Processor Status Register).

Both read and write access privileges for the referenced page are required. The write access privilege check is performed whether or not the memory write is performed.

Only accesses to UCE pages or cacheable pages with write-back write policy are permitted. Accesses to NaTPages result in a Data NaT Page Consumption fault. Accesses to pages with other memory attributes cause an Unsupported Data Reference fault.

On a processor model that supports exported fetchadd, a fetchadd to a UCE page causes the fetch-and-add operation to be exported outside of the processor; if the platform does not support exported fetchadd, the operation is undefined. On a processor model that does not support exported fetchadd, a fetchadd to a UCE page causes an Unsupported Data Reference fault. See Section 4.4.9, "Effects of Memory Attributes on Memory Reference Instructions" on page 2:86.

The value of the *ldhint* completer specifies the locality of the memory access. The values of the *ldhint* completer are given in Table 2-34 on page 3:152. Locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

```
Operation:
             if (PR[qp]) {
                 check target register (r_1);
                 if (GR[r_3].nat)
                     register nat consumption fault(SEMAPHORE);
                 size = four byte form ? 4 : 8;
                 paddr = tlb_translate(GR[r<sub>3</sub>], size, SEMAPHORE, PSR.cpl, &mattr,
                                          &tmp_unused);
                 if (!ma supports fetchadd(mattr))
                     unsupported data reference fault(SEMAPHORE, GR[r<sub>3</sub>]);
                 if (sem == 'acq')
                     val = mem xchg add(inc<sub>3</sub>, paddr, size, UM.be, mattr, ACQUIRE, ldhint);
                 else // 'rel'
                     val = mem xchg add(inc<sub>3</sub>, paddr, size, UM.be, mattr, RELEASE, ldhint);
                 alat inval multiple entries (paddr, size);
                 GR[r_1] = zero_ext(val, size * 8);
                 GR[r_1].nat = 0;
             }
Interruptions: Illegal Operation fault
                                                          Data Key Miss fault
             Register NaT Consumption fault
                                                          Data Key Permission fault
                                                          Data Access Rights fault
```

Register NaT Consumption faultData Key Permission faultUnimplemented Data Address faultData Access Rights faultData Nested TLB faultData Dirty Bit faultAlternate Data TLB faultData Access Bit faultVHPT Data faultData Debug faultData TLB faultUnaligned Data Reference faultData NaT Page Consumption faultData Key Permission fault

flushrs — Flush Register Stack

Format:	flushrs	M25	
Description:	ription: All stacked general registers in the dirty partition of the register stack are written backing store before execution continues. The dirty partition contains registers previous procedure frames that have not yet been saved to the backing store. If description of the register stack partitions, refer to Chapter 6, "Register Stack E in Volume 2. A pending external interrupt can interrupt the RSE store loop when enabled.		
	After this instruction completes execution BS	SPSTORE is equal to BSP.	
	This instruction must be the first instruction in an instruction group and must either b in instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0; otherwise, the results are undefined. This instruction cannot be predicated.		
Operation:	<pre>while (AR[BSPSTORE] != AR[BSP]) { rse_store(MANDATORY); deliver_unmasked_pending_external_i }</pre>	<pre>// increments AR[BSPSTORE] nterrupt();</pre>	
Interruptions:	Unimplemented Data Address fault VHPT Data fault Data Nested TLB fault Data TLB fault Alternate Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault	Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault	

fma — Floating-point Multiply Add

Format: (*qp*) fma.*pc*.*sf* $f_1 = f_3, f_4, f_2$

Description: The product of FR f_3 and FR f_4 is computed to infinite precision and then FR f_2 is added to this product, again in infinite precision. The resulting value is then rounded to the precision indicated by *pc* (and possibly FPSR.*sf.pc* and FPSR.*sf.wre*) using the rounding mode specified by FPSR.*sf.rc*. The rounded result is placed in FR f_1 .

If any of FR f_3 , FR f_4 , or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

If f_2 is f0, an IEEE multiply operation is performed instead of a multiply and add. See "fmpy — Floating-point Multiply" on page 3:85.

The mnemonic values for the opcode's *pc* are given in Table 2-22 on page 3:56. The mnemonic values for *sf* are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's *pc*, *wre*, and *rc*, refer to Table 5-5 and Table 5-6 on page 1:90.

```
Operation:
             if (PR[qp]) {
                 fp check target register(f_1);
                 if (tmp isrcode = fp_reg_disabled(f_1, f_2, f_3, f_4))
                     disabled fp register fault(tmp isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                     fp is natval(FR[f_4])) {
                     FR[f_1] = NATVAL;
                     fp update psr(f_1);
                 } else {
                     tmp_default_result = fma_exception_fault_check(f<sub>2</sub>, f<sub>3</sub>, f<sub>4</sub>,
                                                                      pc, sf, &tmp_fp_env);
                     if (fp raise fault(tmp fp env))
                         fp exception fault(fp decode fault(tmp fp env));
                     if (fp is nan or inf(tmp default result)) {
                        FR[f_1] = tmp default result;
                     } else {
                        tmp res = fp mul(fp reg read(FR[f_3]), fp reg read(FR[f_4]));
                        if (f_2 != 0)
                            tmp res = fp add(tmp res, fp reg read(FR[f_2]), tmp fp env);
                        FR[f_1] = fp ieee round(tmp res, \&tmp fp env);
                     }
                     fp update fpsr(sf, tmp fp env);
                     fp update psr(f_1);
                     if (fp raise traps(tmp fp env))
                         fp exception trap(fp decode trap(tmp fp env));
                 }
             }
FP Exceptions: Invalid Operation (V)
                                                         Underflow (U)
```

Denormal/Unnormal Operand (D) Overflow (O) Software Assist (SWA) fault Inexact (I) Software Assist (SWA) trap

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Floating-point Exception fault Floating-point Exception trap

fmax — Floating-point Maximum

Format:	$(qp) \text{ fmax.sf } f_1 = f_2, f_3$ F8
Description:	The operand with the larger value is placed in FR f_1 . If FR f_2 equals FR f_3 , FR f_1 gets FR f_3 .
	If either FR f_2 or FR f_3 is a NaN, FR f_1 gets FR f_3 .
	If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.
	This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as the fcmp.lt operation.
	The mnemonic values for sf are given in Table 2-23 on page 3:56.
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f_1); if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0)) disabled_fp_register_fault(tmp_isrcode, 0); if (fp_is_natval(FR[f_2]) fp_is_natval(FR[f_3])) { FR[f_1] = NATVAL; } else { fminmax_exception_fault_check(f_2, f_3, sf, &tmp_fp_env); if (fp_raise_fault(tmp_fp_env)) fp_exception_fault(fp_decode_fault(tmp_fp_env)); tmp_bool_res = fp_less_than(fp_reg_read(FR[f_3]),</pre>
FP Exceptions	:: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault
Interruptions:	Illegal Operation faultFloating-point Exception faultDisabled Floating-point Register fault

fmerge — Floating-point Merge

Format:	(qp) fmerge.ns $f_1 = f_2, f_3$	neg_sign_form	F9
	(qp) fmerge.s $f_1 = f_2, f_3$	sign_form	F9
	(qp) fmerge.se $f_1 = f_2, f_3$	sign_exp_form	F9

Description: Sign, exponent and significand fields are extracted from FR f_2 and FR f_3 , combined, and the result is placed in FR f_1 .

For the neg_sign_form, the sign of FR f_2 is negated and concatenated with the exponent and the significand of FR f_3 . This form can be used to negate a floating-point number by using the same register for FR f_2 and FR f_3 .

For the sign_form, the sign of FR f_2 is concatenated with the exponent and the significand of FR f_3 .

For the sign_exp_form, the sign and exponent of FR f_2 is concatenated with the significand of FR f_3 .

For all forms, if either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.





Figure 2-9. Floating-point Merge Sign Operation







```
Operation:
             if (PR[qp]) {
                 fp_check_target_register(f1);
                 if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))
                     disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp_is_natval(FR[f_2]) || fp_is_natval(FR[f_3])) {
                     FR[f_1] = NATVAL;
                 } else {
                     FR[f<sub>1</sub>].significand = FR[f<sub>3</sub>].significand;
                     if (neg_sign_form) {
                         FR[f_1].exponent = FR[f_3].exponent;
                         FR[f_1].sign = !FR[f_2].sign;
                     } else if (sign form) {
                        FR[f_1].exponent = FR[f_3].exponent;
                         FR[f_1].sign = FR[f_2].sign;
                     } else {
                                                                       // sign_exp_form
                         FR[f_1].exponent = FR[f_2].exponent;
                         FR[f_1].sign = FR[f_2].sign;
                     }
                 }
                 fp\_update\_psr(f_1);
             }
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fmin — Floating-point Minimum

Format:	(qp) fmin.sf $f_1 = f_2, f_3$	8
Description:	The operand with the smaller value is placed in FR f_1 . If FR f_2 equals FR f_3 , FR f_1 gets Fl f_3 .	२
	If either FR f_2 or FR f_3 is a NaN, FR f_1 gets FR f_3 .	
	If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed resul	t.
	This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as th fcmp.lt operation.	е
	The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56.	
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f_1); if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0)) disabled_fp_register_fault(tmp_isrcode, 0); if (fp_is_natval(FR[f_2]) fp_is_natval(FR[f_3])) { FR[f_1] = NATVAL; } else { fminmax_exception_fault_check(f_2, f_3, sf, &tmp_fp_env); if (fp_raise_fault(tmp_fp_env)) fp_exception_fault(fp_decode_fault(tmp_fp_env)); tmp_bool_res = fp_less_than(fp_reg_read(FR[f_2]),</pre>	
	<pre>fp_update_fpsr(sf, tmp_fp_env); }</pre>	
	<pre>fp_update_psr(f1); }</pre>	
FP Exceptions:	Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault	

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Floating-point Exception fault

fmix — Floating-point Mix

Format:	(qp) fmix.l $f_1 = f_2, f_3$	mix_l_form	F9
	(qp) fmix.r $f_1 = f_2, f_3$	mix_r_form	F9
	(qp) fmix.lr $f_1 = f_2, f_3$	mix_lr_form	F9

Description: For the mix_l_form (mix_r_form), the left (right) single precision value in FR f_2 is concatenated with the left (right) single precision value in FR f_3 . For the mix_lr_form, the left single precision value in FR f_2 is concatenated with the right single precision value in FR f_3 .

For all forms, the exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

For all forms, if either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.





Figure 2-12. Floating-point Mix Right



Figure 2-13. Floating-point Mix Left-Right



```
Operation:
             if (PR[qp]) {
                 fp_check_target_register(f1);
                 if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))
                     disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp_is_natval(FR[f_2]) \mid | fp_is_natval(FR[f_3])) {
                     FR[f_1] = NATVAL;
                 } else {
                     if (mix_l_form) {
                        tmp\_res\_hi = FR[f_2].significand{63:32};
                        tmp\_res\_lo = FR[f_3].significand{63:32};
                     } else if (mix r form) {
                        tmp res hi = FR[f_2].significand{31:0};
                        tmp res lo = FR[f_3].significand{31:0};
                                                                      // mix_lr_form
                     } else {
                        tmp\_res\_hi = FR[f_2].significand{63:32};
                        tmp\_res\_lo = FR[f_3].significand{31:0};
                     }
                     FR[f<sub>1</sub>].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
                     FR[f_1].exponent = FP INTEGER EXP;
                     FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
                 }
                 fp update psr(f_1);
             }
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fmpy — Floating-point Multiply

Format: $(qp) \text{ fmpy}.pc.sf \ f_1 = f_3, f_4$ pseudo-op of: $(qp) \text{ fma}.pc.sf \ f_1 = f_3, f_4, f0$ Description:The product FR f_3 and FR f_4 is computed to infinite precision. The resulting value is then
rounded to the precision indicated by pc (and possibly FPSR.sf.pc and FPSR.sf.wre)
using the rounding mode specified by FPSR.sf.rc. The rounded result is placed in FR f_1 .
If either FR f_3 or FR f_4 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.
The mnemonic values for the opcode's pc are given in Table 2-22 on page 3:56. The
mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and
interpretation of the status field's pc, wre, and rc, refer to Table 5-5 and Table 5-6 on
page 1:90.Operation:See "fma - Floating-point Multiply Add" on page 3:77.

fms — Floating-point Multiply Subtract

Format: (*qp*) fms.*pc.sf* $f_1 = f_3, f_4, f_2$

Description: The product of FR f_3 and FR f_4 is computed to infinite precision and then FR f_2 is subtracted from this product, again in infinite precision. The resulting value is then rounded to the precision indicated by *pc* (and possibly FPSR.*sf.pc* and FPSR.*sf.wre*) using the rounding mode specified by FPSR.*sf.rc*. The rounded result is placed in FR f_1 .

If any of FR f_{3} , FR f_{4} , or FR f_{2} is a NaTVal, a NaTVal is placed in FR f_{1} instead of the computed result.

If f_2 is f0, an IEEE multiply operation is performed instead of a multiply and subtract. See "fmpy — Floating-point Multiply" on page 3:85.

The mnemonic values for the opcode's *pc* are given in Table 2-22 on page 3:56. The mnemonic values for *sf* are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's *pc*, *wre*, and *rc*, refer to Table 5-5 and Table 5-6 on page 1:90.

```
Operation:
             if (PR[qp]) {
                 fp check target register(f1);
                 if (tmp isrcode = fp reg disabled(f_1, f_2, f_3, f_4))
                     disabled fp register fault(tmp isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                     fp is natval(FR[f_4])) {
                     FR[f_1] = NATVAL;
                    fp update psr(f_1);
                 } else {
                     tmp_default_result = fms_fnma_exception_fault_check(f<sub>2</sub>, f<sub>3</sub>, f<sub>4</sub>,
                                                                      pc, sf, &tmp_fp_env);
                     if (fp raise fault(tmp fp env))
                        fp exception fault(fp decode fault(tmp fp env));
                     if (fp is nan or inf(tmp default result)) {
                        FR[f_1] = tmp default result;
                     } else {
                        tmp res = fp mul(fp reg read(FR[f_3]), fp reg read(FR[f_4]));
                        tmp fr2 = fp reg read(FR[f_2]);
                        tmp fr2.sign = !tmp fr2.sign;
                        if (f_2 != 0)
                            tmp_res = fp_add(tmp_res, tmp_fr2, tmp_fp_env);
                        FR[f_1] = fp ieee round(tmp res, \&tmp fp env);
                     }
                     fp update fpsr(sf, tmp fp env);
                     fp update psr(f_1);
                     if (fp_raise_traps(tmp_fp_env))
                        fp exception trap(fp decode trap(tmp fp env));
                 }
             }
FP Exceptions: Invalid Operation (V)
                                                         Underflow (U)
             Denormal/Unnormal Operand (D)
                                                         Overflow (O)
             Software Assist (SWA) fault
                                                         Inexact (I)
                                                         Software Assist (SWA) trap
```

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Floating-point Exception fault Floating-point Exception trap

fneg — Floating-point Negate

Format:	(qp) fneg $f_1 = f_3$	pseudo-op of: (qp) fmerge.ns $f_1 = f_3, f_3$	
Description:	The value in FR f_3 is negated and placed in FR f_1 .		
	If FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.		
Operation:	See "fmerge - Floating-point Merge" o	on page 3:80.	

fnegabs — Floating-point Negate Absolute Value

Format:	(qp) fnegabs $f_1 = f_3$	pseudo-op of: (qp) fmerge.ns $f_1 = f0, f_3$
Description:	The absolute value of the value in FR f_3 is computed, negated, and placed in FR f_1 .	
	If FR f_3 is a NaTVal, FR f_1 is set to NaTVal i	nstead of the computed result.

Operation: See "fmerge - Floating-point Merge" on page 3:80.

fnma — Floating-point Negative Multiply Add

Format: (*qp*) fnma.*pc.sf* $f_1 = f_3, f_4, f_2$

Description: The product of FR f_3 and FR f_4 is computed to infinite precision, negated, and then FR f_2 is added to this product, again in infinite precision. The resulting value is then rounded to the precision indicated by *pc* (and possibly FPSR.*sf.pc* and FPSR.*sf.wre*) using the rounding mode specified by FPSR.*sf.rc*. The rounded result is placed in FR f_1 .

If any of FR f_3 , FR f_4 , or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

If f_2 is f0, an IEEE multiply operation is performed, followed by negation of the product. See "fnmpy — Floating-point Negative Multiply" on page 3:92.

The mnemonic values for the opcode's *pc* are given in Table 2-22 on page 3:56. The mnemonic values for *sf* are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's *pc*, *wre*, and *rc*, refer to Table 5-5 and Table 5-6 on page 1:90.

```
Operation:
             if (PR[qp]) {
                 fp check target register(f1);
                 if (tmp isrcode = fp reg disabled(f_1, f_2, f_3, f_4))
                     disabled fp register fault(tmp isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                     fp is natval(FR[f_4])) {
                    FR[f_1] = NATVAL;
                    fp update psr(f_1);
                 } else {
                    tmp_default_result = fms_fnma_exception_fault_check(f<sub>2</sub>, f<sub>3</sub>, f<sub>4</sub>,
                                                                      pc, sf, &tmp_fp_env);
                     if (fp raise fault(tmp fp env))
                        fp exception fault(fp decode fault(tmp fp env));
                     if (fp_is_nan_or_inf(tmp_default result)) {
                        FR[f_1] = tmp default result;
                     } else {
                        tmp res = fp mul(fp reg read(FR[f_3]), fp reg read(FR[f_4]));
                        tmp res.sign = !tmp res.sign;
                        if (f_2 != 0)
                            tmp res = fp add(tmp res, fp reg read(FR[f_2]), tmp fp env);
                        FR[f_1] = fp ieee round(tmp res, \&tmp fp env);
                     }
                     fp update fpsr(sf, tmp fp env);
                     fp update psr(f_1);
                     if (fp raise traps(tmp fp env))
                        fp_exception_trap(fp_decode_trap(tmp_fp_env));
                 }
             }
FP Exceptions: Invalid Operation (V)
                                                         Underflow (U)
             Denormal/Unnormal Operand (D)
                                                         Overflow (O)
             Software Assist (SWA) fault
                                                         Inexact (I)
```

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Floating-point Exception fault Floating-point Exception trap

fnmpy — Floating-point Negative Multiply

Format: (qp) fnmpy.pc.sf $f_1 = f_3, f_4$ ps

- pseudo-op of: (qp) fnma.pc.sf $f_1 = f_3$, f_4 ,f0
- **Description:** The product FR f_3 and FR f_4 is computed to infinite precision and then negated. The resulting value is then rounded to the precision indicated by *pc* (and possibly FPSR.*sf.pc* and FPSR.*sf.wre*) using the rounding mode specified by FPSR.*sf.rc*. The rounded result is placed in FR f_1 .

If either FR f_3 or FR f_4 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

The mnemonic values for the opcode's *pc* are given in Table 2-22 on page 3:56. The mnemonic values for *sf* are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's *pc*, *wre*, and *rc*, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fnma - Floating-point Negative Multiply Add" on page 3:90.

fnorm — Floating-point Normalize

Format:	(qp) fnorm.pc.sf $f_1 = f_3$	pseudo-op of: (qp) fma.pc.sf $f_1 = f_3$, f1, f0	
Description:	FR f_3 is normalized and rounded to the precision indicated by <i>pc</i> (and possibly FPSR. <i>sf.pc</i> and FPSR. <i>sf.wre</i>) using the rounding mode specified by FPSR. <i>sf.rc</i> , and placed in FR f_1 .		
	If FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.		
	The mnemonic values for the opcode's <i>pc</i> are given in Table 2-22 on page 3:56. The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's <i>pc</i> , <i>wre</i> , and <i>rc</i> , refer to Table 5-5 and Table 5-6 on page 1:90.		

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

for — Floating-point Logical Or

```
Format: (qp) for f_1 = f_2, f_3
```

Description: The bit-wise logical OR of the significand fields of FR f_2 and FR f_3 is computed. The resulting value is stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f<sub>1</sub>);
    if (tmp_isrcode = fp_reg_disabled(f<sub>1</sub>, f<sub>2</sub>, f<sub>3</sub>, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);

    if (fp_is_natval(FR[f<sub>2</sub>]) || fp_is_natval(FR[f<sub>3</sub>])) {
        FR[f<sub>1</sub>] = NATVAL;
    } else {
        FR[f<sub>1</sub>].significand = FR[f<sub>2</sub>].significand | FR[f<sub>3</sub>].significand;
        FR[f<sub>1</sub>].exponent = FP_INTEGER_EXP;
        FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f<sub>1</sub>);
}
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fpabs — Floating-point Parallel Absolute Value

•		
Format:	(qp) fpabs $f_1 = f_3$	pseudo-op of: (qp) fpmerge.s $f_1 = f0, f_3$
Description:	are computed and stored i	pair of single precision values in the significand field of FR f_3 in the significand field of FR f_1 . The exponent field of FR f_1 is t for 2.0 ⁶³ (0x1003E) and the sign field of FR f_1 is set to
	If FR f_3 is a NaTVal, FR f_1 is	s set to NaTVal instead of the computed result.

Operation: See "fpmerge - Floating-point Parallel Merge" on page 3:111.

fpack — Floating-point Pack

Format: (qp) fpack $f_1 = f_2, f_3$

pack form F9

Description: The register format numbers in FR f_2 and FR f_3 are converted to single precision memory format. These two single precision numbers are concatenated and stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.



Figure 2-14. Floating-point Pack

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fpamax — Floating-point Parallel Absolute Maximum

```
(qp) fpamax.sf f_1 = f_2, f_3
Format:
                                                                                                  F8
Description:
             The paired single precision values in the significands of FR f_2 and FR f_3 are compared.
             The operands with the larger absolute value are returned in the significand field of FR f_1.
             If the magnitude of high (low) FR f_3 is less than the magnitude of high (low) FR f_2, high
             (low) FR f_1 gets high (low) FR f_2. Otherwise high (low) FR f_1 gets high (low) FR f_3.
             If high (low) FR f_2 or high (low) FR f_3 is a NaN, and neither FR f_2 or FR f_3 is a NaTVal, high
             (low) FR f_1 gets high (low) FR f_3.
             The exponent field of FR f_1 is set to the biased exponent for 2.0<sup>63</sup> (0x1003E) and the
             sign field of FR f_1 is set to positive (0).
             If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.
             This operation does not propagate NaNs the same way as other arithmetic
             floating-point instructions. The Invalid Operation is signaled in the same manner as for
             the fpcmp.lt operation.
             The mnemonic values for sf are given in Table 2-23 on page 3:56.
Operation:
             if (PR[qp]) {
                 fp check target register(f_1);
                 if (tmp isrcode = fp reg disabled(f_1, f_2, f_3, 0))
                     disabled fp register fault(tmp isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3])) {
                     FR[f_1] = NATVAL;
                 } else {
                     fpminmax exception fault check (f_2, f_3, sf, \&tmp fp env);
                     if (fp raise fault(tmp fp env))
                         fp exception fault(fp decode fault(tmp fp env));
                     tmp fr2 = tmp right = fp reg read hi(f_2);
                     tmp fr3 = tmp left = fp reg read hi(f_3);
                     tmp right.sign = FP SIGN POSITIVE;
                     tmp left.sign = FP SIGN POSITIVE;
                     tmp_bool_res = fp_less_than(tmp_left, tmp_right);
                     tmp res hi = fp single(tmp bool res ? tmp fr2: tmp fr3);
                     tmp_fr2 = tmp_right = fp reg read lo(f_2);
                     tmp_fr3 = tmp_left = fp_reg_read_lo(f_3);
                     tmp right.sign = FP_SIGN_POSITIVE;
                     tmp left.sign = FP SIGN POSITIVE;
                     tmp bool res = fp less than(tmp left, tmp right);
                     tmp_res_lo = fp_single(tmp_bool_res ? tmp fr2: tmp fr3);
                     FR[f<sub>1</sub>].significand = fp concatenate(tmp res hi, tmp res lo);
                     FR[f_1].exponent = FP INTEGER EXP;
                     FR[f_1].sign = FP SIGN POSITIVE;
                     fp update fpsr(sf, tmp fp env);
                 fp update psr(f_1);
             }
```

- FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault
- Interruptions: Illegal Operation fault Disabled Floating-point Register fault

Floating-point Exception fault

fpamin — Floating-point Parallel Absolute Minimum

Format: (qp) fpamin.sf $f_1 = f_2, f_3$ **F8** Description: The paired single precision values in the significands of FR f_2 or FR f_3 are compared. The operands with the smaller absolute value is returned in the significand of FR f_1 . If the magnitude of high (low) FR f_2 is less than the magnitude of high (low) FR f_3 , high (low) FR f_1 gets high (low) FR f_2 . Otherwise high (low) FR f_1 gets high (low) FR f_3 . If high (low) FR f_2 or high (low) FR f_3 is a NaN, and neither FR f_2 or FR f_3 is a NaTVal, high (low) FR f_1 gets high (low) FR f_3 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0). If either FR f_2 or FR f_3 is NaTVal, FR f_1 is set to NaTVal instead of the computed result. This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation. The mnemonic values for sf are given in Table 2-23 on page 3:56. **Operation:** if (PR[*qp*]) { fp check target register(f_1); if $(tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))$ disabled fp register fault(tmp isrcode, 0); if (fp is natval($FR[f_2]$) || fp is natval($FR[f_3]$)) { $FR[f_1] = NATVAL;$ } else { fpminmax exception fault check $(f_2, f_3, sf, \&tmp fp env);$ if (fp raise fault(tmp fp env)) fp_exception_fault(fp_decode_fault(tmp_fp_env)); tmp fr2 = tmp left = fp_reg_read_hi(f₂); tmp fr3 = tmp right = fp reg read hi(f_3); tmp left.sign = FP SIGN POSITIVE; tmp right.sign = FP SIGN POSITIVE; tmp_bool_res = fp_less_than(tmp_left, tmp_right); tmp res hi = fp single(tmp bool res ? tmp fr2: tmp fr3); $tmp_fr2 = tmp_left = fp reg read lo(f_2);$ $tmp_fr3 = tmp_right = fp_reg read lo(f_3);$ tmp left.sign = FP SIGN POSITIVE; tmp right.sign = FP SIGN POSITIVE; tmp_bool_res = fp_less_than(tmp left, tmp right); tmp res lo = fp single(tmp bool res ? tmp fr2: tmp fr3); FR[f₁].significand = fp concatenate(tmp res hi, tmp res lo); $FR[f_1]$.exponent = FP INTEGER EXP; $FR[f_1]$.sign = FP SIGN POSITIVE; fp update fpsr(sf, tmp fp env); fp update $psr(f_1)$; }
- FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault
- Interruptions: Illegal Operation fault Disabled Floating-point Register fault

fpcmp — Floating-point Parallel Compare

Format: (qp) fpcmp.frel.sf $f_1 = f_2, f_3$

Description: The two pairs of single precision source operands in the significand fields of FR f_2 and FR f_3 are compared for one of twelve relations specified by *frel*. This produces a boolean result which is a mask of 32 1's if the comparison condition is true, and a mask of 32 0's otherwise. This result is written to a pair of 32-bit integers in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

Table 2-29. Floating-point Parallel Comparison Results

	PR[qp]==1		
PR[qp]==0	Result==false, No Source NaTVals	Result==true, No Source NaTVals	One or More Source NaTVals
unchanged	00	11	NaTVal

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

The relations are defined for each of the comparison types in Table 2-29. Of the twelve relations, not all are directly implemented in hardware. Some are actually pseudo-ops. For these, the assembler simply switches the source operand specifiers and/or switches the predicate type specifiers and uses an implemented relation.

If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

Table 2-30. Floating-point Parallel Comparison Relations

frel	<i>frel</i> Completer Unabbreviated	Relation	Pseud	lo-op of	Quiet NaN as Operand Signals Invalid
eq	equal	$f_2 == f_3$			No
lt	less than	$f_2 < f_3$			Yes
le	less than or equal	$f_2 <= f_3$			Yes
gt	greater than	$f_2 > f_3$	lt	$f_2 \leftrightarrow f_3$	Yes
ge	greater than or equal	$f_2 >= f_3$	le	$f_2 \leftrightarrow f_3$	Yes
unord	unordered	f ₂ ?f ₃			No
neq	not equal	$!(f_2 == f_3)$			No
nlt	not less than	$!(f_2 < f_3)$			Yes
nle	not less than or equal	$!(f_2 <= f_3)$			Yes
ngt	not greater than	$!(f_2 > f_3)$	nlt	$f_2 \leftrightarrow f_3$	Yes
nge	not greater than or equal	$!(f_2 \ge f_3)$	nle	$f_2 \leftrightarrow f_3$	Yes
ord	ordered	$!(f_2?f_3)$		1	No

```
Operation:
            if (PR[qp]) {
               fp check target register(f1);
                if (tmp isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))
                   disabled_fp_register_fault(tmp_isrcode, 0);
               if (fp is natval(FR[f_2]) || fp is natval(FR[f_3])) {
                   FR[f_1] = NATVAL;
                } else {
                   fpcmp exception fault check(f2, f3, frel, sf, &tmp fp env);
                   if (fp raise fault(tmp fp env))
                       fp exception fault(fp decode fault(tmp fp env));
                   tmp fr2 = fp reg read hi(f_2);
                   tmp fr3 = fp reg read hi(f_3);
                           (frel == 'eq') tmp rel = fp equal(tmp fr2, tmp fr3);
                   if
                   else if (frel == `lt') tmp_rel = fp_less_than(tmp_fr2, tmp_fr3);
                   else if (frel == 'le')
                                           tmp rel = fp lesser or equal(tmp fr2,
                                                                 tmp fr3);
                   else if (frel == 'gt') tmp_rel = fp_less_than(tmp_fr3, tmp_fr2);
                   else if (frel == 'ge')
                                           tmp_rel = fp_lesser_or_equal(tmp_fr3,
                                                                 tmp fr2);
                   else if (frel == `unord')tmp_rel = fp_unordered(tmp_fr2, tmp_fr3);
                   else if (frel == 'neq') tmp rel = !fp equal(tmp fr2, tmp fr3);
                   else if (frel == 'nlt') tmp rel = !fp less than(tmp fr2, tmp fr3);
                   else if (frel == 'nle') tmp_rel = !fp_lesser_or_equal(tmp_fr2,
                                                                 tmp fr3);
                   else if (frel == 'ngt') tmp rel = !fp less than(tmp fr3, tmp fr2);
                   else if (frel == 'nge') tmp rel = !fp lesser or equal(tmp fr3,
                                                                 tmp fr2);
                   else
                                            tmp rel = !fp unordered(tmp fr2,
                                                                 tmp fr3); // `ord'
                   tmp res hi = (tmp rel ? 0xFFFFFFFF : 0x0000000);
                   tmp fr2 = fp reg read lo(f_2);
                   tmp fr3 = fp reg read lo(f_3);
                   if
                           (frel == 'eq') tmp rel = fp equal(tmp fr2, tmp fr3);
                   else if (frel == 'lt') tmp rel = fp less than(tmp fr2, tmp fr3);
                   else if (frel == `le') tmp_rel = fp_lesser_or_equal(tmp_fr2,
                                                                 tmp fr3);
                   else if (frel == 'gt') tmp rel = fp less than(tmp fr3, tmp fr2);
                   else if (frel == 'ge')
                                           tmp_rel = fp_lesser_or_equal(tmp_fr3,
                                                                 tmp fr2);
                   else if (frel == 'unord')tmp rel = fp unordered(tmp fr2, tmp fr3);
                   else if (frel == 'neq') tmp_rel = !fp_equal(tmp_fr2, tmp_fr3);
                   else if (frel == 'nlt') tmp rel = !fp less than(tmp fr2, tmp fr3);
                   else if (frel == 'nle') tmp rel = !fp lesser or equal(tmp fr2,
                                                                 tmp fr3);
                   else if (frel == 'ngt') tmp_rel = !fp_less_than(tmp_fr3, tmp_fr2);
                   else if (frel == 'nge') tmp_rel = !fp_lesser_or_equal(tmp_fr3,
                                                                 tmp fr2);
                   else
                                            tmp rel = !fp unordered(tmp fr2,
                                                                 tmp fr3); // `ord'
```

```
tmp_res_lo = (tmp_rel ? 0xFFFFFFFF : 0x0000000);

FR[f<sub>1</sub>].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
FR[f<sub>1</sub>].exponent = FP_INTEGER_EXP;
FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;

fp_update_fpsr(sf, tmp_fp_env);
}
fp_update_psr(f<sub>1</sub>);
}
FP Exceptions: Invalid Operation (V)
```

- FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault
- Interruptions: Illegal Operation fault Disabled Floating-point Register fault

fpcvt.fx — Convert Parallel Floating-point to Integer

Format:	(qp) fpcvt.fx.sf $f_1 = f_2$	signed_form	F10
	(qp) fpcvt.fx.trunc.sf $f_1 = f_2$	signed_form, trunc_form	F10
	(qp) fpcvt.fxu.sf $f_1 = f_2$	unsigned_form	F10
	(qp) fpcvt.fxu.trunc.sf $f_1 = f_2$	unsigned_form, trunc_form	F10

Description: The pair of single precision values in the significand field of FR f_2 is converted to a pair of 32-bit signed integers (signed_form) or unsigned integers (unsigned_form) using either the rounding mode specified in the FPSR.*sf.rc*, or using Round-to-Zero if the trunc_form of the instruction is used. The result is written as a pair of 32-bit integers into the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0). If the result of the conversion cannot be represented as a 32-bit integer, the 32-bit integer indefinite value 0x80000000 is used as the result, if the IEEE Invalid Operation Floating-point Exception fault is disabled.

If FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

```
Operation:
            if (PR[qp]) {
                fp check target register(f1);
                if (tmp_isrcode = fp_reg_disabled(f_1, f_2, 0, 0))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                if (fp is natval(FR[f_2])) {
                    FR[f_1] = NATVAL;
                    fp update psr(f_1);
                } else {
                    tmp_default_result_pair = fpcvt_exception_fault_check(f2,
                                             signed form, trunc form, sf, &tmp fp env);
                    if (fp raise fault(tmp fp env))
                       fp exception fault(fp decode fault(tmp fp env));
                    if (fp is nan(tmp default result pair.hi)) {
                       tmp res hi = INTEGER INDEFINITE 32 BIT;
                    } else {
                       tmp res = fp ieee rnd to int sp(fp reg read hi(f_2), HIGH,
                                                        &tmp fp env);
                       if (tmp res.exponent)
                           tmp_res.significand = fp_U64_rsh(
                               tmp_res.significand, (FP_INTEGER_EXP - tmp_res.exponent));
                       if (signed_form && tmp_res.sign)
                           tmp res.significand = (~tmp res.significand) + 1;
                       tmp res hi = tmp res.significand{31:0};
                    }
                    if (fp is nan(tmp default result pair.lo)) {
                       tmp res lo = INTEGER INDEFINITE 32 BIT;
                    } else {
                       tmp res = fp ieee rnd to int sp(fp reg read lo(f_2), LOW,
                                                        &tmp fp env);
                       if (tmp_res.exponent)
                           tmp_res.significand = fp_U64_rsh(
                              tmp res.significand, (FP INTEGER EXP - tmp res.exponent));
                       if (signed form && tmp res.sign)
                           tmp res.significand = (~tmp res.significand) + 1;
                       tmp res lo = tmp res.significand{31:0};
                    }
                    FR[f<sub>1</sub>].significand = fp concatenate(tmp res hi, tmp res lo);
                    FR[f_1].exponent = FP INTEGER EXP;
                    FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
                    fp update fpsr(sf, tmp fp env);
                    fp update psr(f_1);
                    if (fp raise traps(tmp fp env))
                       fp exception trap(fp decode trap(tmp fp env));
                }
            }
FP Exceptions: Invalid Operation (V)
                                                      Inexact (I)
            Denormal/Unnormal Operand (D)
            Software Assist (SWA) Fault
```

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Floating-point Exception fault Floating-point Exception trap

fpma — Floating-point Parallel Multiply Add

Format: (*qp*) fpma.*sf* $f_1 = f_3, f_4, f_2$

F1

Description: The pair of products of the pairs of single precision values in the significand fields of FR f_3 and FR f_4 are computed to infinite precision and then the pair of single precision values in the significand field of FR f_2 is added to these products, again in infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.*sf.rc.* The pair of rounded results are stored in the significand field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If any of FR f_3 , FR f_4 , or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed results.

Note: If f_2 is f0 in the fpma instruction, just the IEEE multiply operation is performed. (See "fpmpy — Floating-point Parallel Multiply" on page 3:115.) FR f1, as an operand, is not a packed pair of 1.0 values, it is just the register file format's 1.0 value.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56. The encodings and interpretation for the status field's rc are given in Table 5-6 on page 1:90.

```
Operation:
             if (PR[qp]) {
                 fp check target_register(f_1);
                 if (tmp isrcode = fp_reg_disabled(f_1, f_2, f_3, f_4))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                    fp is natval(FR[f_4])) {
                    FR[f_1] = NATVAL;
                    fp update psr(f_1);
                 } else {
                    tmp default result pair = fpma exception fault check(f_2,
                                                          f<sub>3</sub>, f<sub>4</sub>, sf, &tmp fp env);
                    if (fp raise fault(tmp fp env))
                        fp exception fault(fp decode fault(tmp fp env));
                    if (fp_is_nan_or_inf(tmp_default_result_pair.hi)) {
                        tmp res hi = fp single(tmp default result pair.hi);
                    } else {
                        tmp res = fp mul(fp reg read hi(f_3), fp reg read hi(f_4));
                        if (f_2 != 0)
                            tmp_res = fp_add(tmp_res, fp_reg_read_hi(f<sub>2</sub>), tmp_fp_env);
                        tmp_res_hi = fp_ieee_round_sp(tmp_res, HIGH, &tmp_fp_env);
                    }
                    if (fp is nan or inf(tmp default result pair.lo)) {
                        tmp res lo = fp single(tmp default result pair.lo);
                    } else {
                        tmp_res = fp_mul(fp_reg_read_lo(f_3), fp_reg_read_lo(f_4));
                        if (f_2 != 0)
                           tmp res = fp add(tmp res, fp reg read lo(f_2), tmp fp env);
                        tmp res lo = fp ieee round sp(tmp res, LOW, &tmp fp env);
                    }
                    FR[f<sub>1</sub>].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
                    FR[f_1].exponent = FP INTEGER EXP;
                    FR[f_1].sign = FP SIGN POSITIVE;
                    fp update fpsr(sf, tmp fp env);
                    fp update psr(f_1);
                    if (fp_raise_traps(tmp_fp_env))
                        fp exception trap(fp decode trap(tmp fp env));
                 }
             }
FP Exceptions: Invalid Operation (V)
                                                        Underflow (U)
             Denormal/Unnormal Operand (D)
                                                        Overflow (O)
             Software Assist (SWA) Fault
                                                        Inexact (I)
                                                        Software Assist (SWA) trap
Interruptions: Illegal Operation fault
                                                        Floating-point Exception fault
```

Disabled Floating-point Register fault

Floating-point Exception trap

fpmax — Floating-point Parallel Maximum

Format:	(<i>qp</i>) fpmax.sf $f_1 = f_2, f_3$ F8
Description:	The paired single precision values in the significands of FR f_2 or FR f_3 are compared. The operands with the larger value is returned in the significand of FR f_1 .
	If the value of high (low) FR f_3 is less than the value of high (low) FR f_2 , high (low) FR f_1 gets high (low) FR f_2 . Otherwise high (low) FR f_1 gets high (low) FR f_3 .
	If high (low) FR f_2 or high (low) FR f_3 is a NaN, high (low) FR f_1 gets high (low) FR f_3 .
	The exponent field of FR f_1 is set to the biased exponent for 2.0 ⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).
	If either FR f_2 or FR f_3 is NaTVal, FR f_1 is set to NaTVal instead of the computed result.
	This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation.
	The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56.
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f₁); if (tmp_isrcode = fp_reg_disabled(f₁, f₂, f₃, 0)) disabled_fp_register_fault(tmp_isrcode, 0); if (fp is natval(FR[f₂]) fp is natval(FR[f₃])) {</pre>
	<pre>FR[f₁] = NATVAL; } else { fpminmax_exception_fault_check(f₂, f₃, sf, &tmp_fp_env); if (fp_raise_fault(tmp_fp_env)) fp_exception_fault(fp_decode_fault(tmp_fp_env));</pre>
	<pre>tmp_fr2 = tmp_right = fp_reg_read_hi(f₂); tmp_fr3 = tmp_left = fp_reg_read_hi(f₃); tmp_bool_res = fp_less_than(tmp_left, tmp_right); tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2 : tmp_fr3);</pre>
	<pre>tmp_fr2 = tmp_right = fp_reg_read_lo(f₂); tmp_fr3 = tmp_left = fp_reg_read_lo(f₃); tmp_bool_res = fp_less_than(tmp_left, tmp_right); tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2 : tmp_fr3);</pre>
	<pre>FR[f₁].significand = fp_concatenate(tmp_res_hi, tmp_res_lo); FR[f₁].exponent = FP_INTEGER_EXP; FR[f₁].sign = FP_SIGN_POSITIVE;</pre>
	<pre>fp_update_fpsr(sf, tmp_fp_env);</pre>
	<pre>} fp_update_psr(f1); }</pre>
FP Exceptions	: Invalid Operation (V)

Denormal/Unnormal Operand (D) Software Assist (SWA) fault Interruptions: Illegal Operation fault Disabled Floating-point Register fault

fpmerge — Floating-point Parallel Merge

Format:	(qp) fpmerge.ns $f_1 = f_2, f_3$	neg_sign_form F9
	(qp) fpmerge.s $f_1 = f_2, f_3$	sign_form F9
	(qp) fpmerge.se $f_1 = f_2, f_3$	sign_exp_form F9

Description: For the neg_sign_form, the signs of the pair of single precision values in the significand field of FR f_2 are negated and concatenated with the exponents and the significands of the pair of single precision values in the significand field of FR f_3 and stored in the significand field of FR f_1 . This form can be used to negate a pair of single precision floating-point numbers by using the same register for f_2 and f_3 .

For the sign_form, the signs of the pair of single precision values in the significand field of FR t_2 are concatenated with the exponents and the significands of the pair of single precision values in the significand field of FR t_3 and stored in FR t_1 .

For the sign_exp_form, the signs and exponents of the pair of single precision values in the significand field of FR f_2 are concatenated with the pair of single precision significands in the significand field of FR f_3 and stored in the significand field of FR f_1 .

For all forms, the exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

For all forms, if either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

Figure 2-15. Floating-point Parallel Merge Negative Sign Operation



Figure 2-16. Floating-point Parallel Merge Sign Operation





Figure 2-17. Floating-point Parallel Merge Sign and Exponent Operation

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fpmin — Floating-point Parallel Minimum

•				
Format:	$(qp) \text{ fpmin.sf } f_1 = f_2, f_3 $ F8			
Description:	The paired single precision values in the significands of FR f_2 or FR f_3 are compared. The operands with the smaller value is returned in significand of FR f_1 .			
	If the value of high (low) FR f_2 is less than the value of high (low) FR f_3 , high (low) FR f_1 gets high (low) FR f_2 . Otherwise high (low) FR f_1 gets high (low) FR f_3 .			
	If high (low) FR f_2 or high (low) FR f_3 is a NaN, high (low) FR f_1 gets high (low) FR f_3 .			
	The exponent field of FR f_1 is set to the biased exponent for 2.0 ⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).			
	If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.			
	This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation.			
	The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56.			
Operation:	<pre>if (PR[qp]) { fp_check_target_register(f₁); if (tmp_isrcode = fp_reg_disabled(f₁, f₂, f₃, 0)) disabled_fp_register_fault(tmp_isrcode, 0);</pre>			
	<pre>if (fp_is_natval(FR[f₂]) fp_is_natval(FR[f₃])) { FR[f₁] = NATVAL; } else { fpminmax_exception_fault_check(f₂, f₃, sf, &tmp_fp_env); if (fp_raise_fault(tmp_fp_env)) fp_exception_fault(fp_decode_fault(tmp_fp_env));</pre>			
	<pre>tmp_fr2 = tmp_left = fp_reg_read_hi(f₂); tmp_fr3 = tmp_right = fp_reg_read_hi(f₃); tmp_bool_res = fp_less_than(tmp_left, tmp_right); tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);</pre>			
	<pre>tmp_fr2 = tmp_left = fp_reg_read_lo(f₂); tmp_fr3 = tmp_right = fp_reg_read_lo(f₃); tmp_bool_res = fp_less_than(tmp_left, tmp_right); tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);</pre>			
	<pre>FR[f₁].significand = fp_concatenate(tmp_res_hi, tmp_res_lo); FR[f₁].exponent = FP_INTEGER_EXP; FR[f₁].sign = FP_SIGN_POSITIVE;</pre>			
	<pre>fp_update_fpsr(sf, tmp_fp_env);</pre>			
	<pre>} fp_update_psr(f1); }</pre>			
FP Exceptions	: Invalid Operation (V) Denormal/Unnormal Operand (D)			

Denormal/Unnormal Operand (D) Software Assist (SWA) fault Interruptions: Illegal Operation fault Disabled Floating-point Register fault

fpmpy — Floating-point Parallel Multiply

Format:	(qp) fpmpy.sf $f_1 = f_3, f_4$	pseudo-op of: (qp) fpma.sf $f_1 = f_3$, f_4 , f0			
Description:	The pair of products of the pairs of single precision values in the significand fields of FR f_3 and FR f_4 are computed to infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR. <i>sf.rc</i> . The pair of rounded results are stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0 ⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).				
	If either FR f_3 , or FR f_4 is a NaTVal, FR f_1 is set to NaTVal instead of the computed results.				
	The mnemonic values for <i>sf</i> are given in Table 2-23 on page 3:56. The encodings and interpretation for the status field's <i>rc</i> are given in Table 5-6 on page 1:90.				

Operation: See "fpma - Floating-point Parallel Multiply Add" on page 3:107.

fpms — Floating-point Parallel Multiply Subtract

```
Format:
             (qp) fpms.sf f_1 = f_3, f_4, f_2
                                                                                                 F1
Description:
             The pair of products of the pairs of single precision values in the significand fields of FR
             f_3 and FR f_4 are computed to infinite precision and then the pair of single precision
             values in the significand field of FR f_2 is subtracted from these products, again in infinite
             precision. The resulting values are then rounded to single precision using the rounding
             mode specified by FPSR.sf.rc. The pair of rounded results are stored in the significand
             field of FR f_1. The exponent field of FR f_1 is set to the biased exponent for 2.0<sup>63</sup>
             (0x1003E) and the sign field of FR f_1 is set to positive (0).
             Note: If any of FR f_3, FR f_4, or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the
                     computed results.
             If f_2 is f0 in the fpms instruction, just the IEEE multiply operation is performed.
Mapping:
             The mnemonic values for sf are given in Table 2-23 on page 3:56.
             The encodings and interpretation for the status field's rc are given in Table 5-6 on
             page 1:90.
Operation:
             if (PR[qp]) {
                 fp check target register(f1);
                 if (tmp isrcode = fp_reg_disabled(f_1, f_2, f_3, f_4))
                     disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                     fp is natval(FR[f_4])) {
                     FR[f_1] = NATVAL;
                     fp update psr(f_1);
                 } else {
                     tmp default result pair = fpms fpnma exception fault check(f_2, f_3,
                                                                         f_4, sf, &tmp fp env);
                     if (fp raise fault(tmp fp env))
                         fp exception fault(fp decode fault(tmp fp env));
                     if (fp_is_nan_or_inf(tmp_default_result_pair.hi)) {
                         tmp res hi = fp single(tmp default result pair.hi);
                     } else {
                         tmp res = fp mul(fp reg read hi(f_3), fp reg read hi(f_4));
                         if (f_2 != 0) {
                             tmp_sub = fp_reg_read_hi(f_2);
                             tmp_sub.sign = !tmp_sub.sign;
                             tmp res = fp add(tmp res, tmp sub, tmp fp env);
                         }
                         tmp res hi = fp ieee round sp(tmp res, HIGH, &tmp fp env);
                     }
                     if (fp_is_nan_or_inf(tmp_default_result_pair.lo)) {
                         tmp res lo = fp single(tmp default result pair.lo);
                     } else {
                         tmp res = fp mul(fp reg read lo(f_3), fp reg read lo(f_4));
                         if (f_2 != 0) {
                             tmp_sub = fp_reg_read_lo(f_2);
                             tmp_sub.sign = !tmp_sub.sign;
                             tmp_res = fp_add(tmp_res, tmp_sub, tmp_fp_env);
                         }
```

```
tmp_res_lo = fp_ieee_round_sp(tmp_res, LOW, &tmp_fp_env);
                     }
                     FR[f<sub>1</sub>].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
                     FR[f_1].exponent = FP_INTEGER_EXP;
                     FR[f_1].sign = FP_SIGN_POSITIVE;
                     fp_update_fpsr(sf, tmp_fp_env);
                     fp\_update\_psr(f_1);
                     if (fp_raise_traps(tmp_fp_env))
                        fp_exception_trap(fp_decode_trap(tmp_fp_env));
                 }
             }
FP Exceptions: Invalid Operation (V)
                                                         Underflow (U)
             Denormal/Unnormal Operand (D)
                                                         Overflow (O)
             Software Assist (SWA) fault
                                                         Inexact (I)
                                                         Software Assist (SWA) trap
Interruptions: Illegal Operation fault
                                                         Floating-point Exception fault
```

Disabled Floating-point Register fault

Floating-point Exception trap

fpneg — Floating-point Parallel Negate

Format:(qp) fpneg $f_1 = f_3$ pseudo-op of: (qp) fpmerge.ns $f_1 = f_3$, f_3 Description:The pair of single precision values in the significand field of FR f_3 are negated and stored
in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent
for 2.0^{63} (0x1003E) and the sign field of FR f_1 is set to positive (0).
If FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

Operation: See "fpmerge - Floating-point Parallel Merge" on page 3:111.

fpnegabs — Floating-point Parallel Negate Absolute Value

Format:	(qp) fpnegabs $f_1 = f_3$	pseudo-op of: (qp) fpmerge.ns $f_1 = f0, f_3$
Description:	are computed, negated and stored in the	recision values in the significand field of FR f_3 significand field of FR f_1 . The exponent field of ⁶³ (0x1003E) and the sign field of FR f_1 is set
	If FR f_3 is a NaTVal, FR f_1 is set to NaTVal i	instead of the computed result.

Operation: See "fpmerge - Floating-point Parallel Merge" on page 3:111.

fpnma — Floating-point Parallel Negative Multiply Add

Format: (*qp*) fpnma.*st* $f_1 = f_3, f_4, f_2$

F1

Description: The pair of products of the pairs of single precision values in the significand fields of FR f_3 and FR f_4 are computed to infinite precision, negated, and then the pair of single precision values in the significand field of FR f_2 are added to these (negated) products, again in infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.*sf.rc*. The pair of rounded results are stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If any of FR f_3 , FR f_4 , or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

Note: If f_2 is f0 in the fpnma instruction, just the IEEE multiply operation (with the product being negated before rounding) is performed.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56. The encodings and interpretation for the status field's rc are given in Table 5-6 on page 1:90.

```
Operation:
             if (PR[qp]) {
                fp check target register(f1);
                if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, f_4))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                    fp is natval(FR[f_4])) {
                    FR[f_1] = NATVAL;
                    fp update psr(f_1);
                } else {
                    tmp default result pair = fpms fpnma exception fault check (f_2, f_3,
                                                                     f_4, sf, &tmp fp env);
                    if (fp raise fault(tmp fp env))
                        fp exception fault(fp decode fault(tmp fp env));
                    if (fp_is_nan_or_inf(tmp_default_result_pair.hi)) {
                        tmp res hi = fp single(tmp default result pair.hi);
                    } else {
                        tmp res = fp mul(fp reg read hi(f_3), fp reg read hi(f_4));
                        tmp res.sign = !tmp res.sign;
                        if (f_2 != 0)
                           tmp_res = fp_add(tmp_res, fp_reg_read_hi(f<sub>2</sub>), tmp_fp_env);
                        tmp_res_hi = fp_ieee_round_sp(tmp_res, HIGH, &tmp_fp_env);
                    }
                    if (fp is nan or inf(tmp default result pair.lo)) {
                        tmp_res_lo = fp_single(tmp_default_result_pair.lo);
                    } else {
                        tmp_res = fp_mul(fp_reg_read_lo(f_3), fp_reg_read_lo(f_4));
                        tmp res.sign = !tmp res.sign;
                        if (f_2 != 0)
                           tmp res = fp add(tmp res, fp reg read lo(f_2), tmp fp env);
                        tmp res lo = fp ieee round sp(tmp res, LOW, &tmp fp env);
                    }
                    FR[f<sub>1</sub>].significand = fp concatenate(tmp res hi, tmp res lo);
                    FR[f_1].exponent = FP INTEGER EXP;
                    FR[f_1].sign = FP SIGN POSITIVE;
                    fp_update_fpsr(sf, tmp_fp_env);
                    fp update psr(f_1);
                    if (fp raise traps(tmp fp env))
                        fp exception trap(fp decode trap(tmp fp env));
                }
             }
FP Exceptions: Invalid Operation (V)
                                                        Underflow (U)
             Denormal/Unnormal Operand (D)
                                                        Overflow (O)
             Software Assist (SWA) fault
                                                        Inexact (I)
                                                        Software Assist (SWA) trap
Interruptions: Illegal Operation fault
                                                        Floating-point Exception fault
             Disabled Floating-point Register fault
                                                        Floating-point Exception trap
```

fpnmpy — Floating-point Parallel Negative Multiply

Format:(qp) fpnmpy.sf $f_1 = f_3$, f_4 pseudo-op of: (qp) fpnma.sf $f_1 = f_3$, f_4 , f0Description:The pair of products of the pairs of single precision values in the significand fields of FR
 f_3 and FR f_4 are computed to infinite precision and then negated. The resulting values
are then rounded to single precision using the rounding mode specified by FPSR.sf.rc.
The pair of rounded results are stored in the significand field of FR f_1 . The exponent field
of FR f_1 is set to the biased exponent for 2.0^{63} (0x1003E) and the sign field of FR f_1 is
set to positive (0).If either FR f_3 or FR f_4 is a NaTVal, FR f_1 is set to NaTVal instead of the computed results.
The encodings and interpretation for the status field's rc are given in Table 5-6 on
page 1:90.

Operation: See "fpnma - Floating-point Parallel Negative Multiply Add" on page 3:120.

fprcpa — Floating-point Parallel Reciprocal Approximation

```
Format: (qp) fprcpa.sf f_1, p_2 = f_2, f_3
```

F6

```
Description: If PR qp is 0, PR p_2 is cleared and FR f_1 remains unchanged.
```

If PR qp is 1, the following will occur:

- Each half of the significand of FR f_1 is either set to an approximation (with a relative error < $2^{-8.886}$) of the reciprocal of the corresponding half of FR f_3 , or set to the IEEE-754 mandated response for the quotient FR f_2 /FR f_3 of the corresponding half if that half of FR f_2 or of FR f_3 is in the set {-Infinity, -0, +0, +Infinity, NaN}.
- If either half of FR f_1 is set to the IEEE-754 mandated quotient, or is set to an approximation of the reciprocal which may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 divide result, then PR p_2 is set to 0, otherwise it is set to 1.

For correct IEEE divide results, when PR p_2 is cleared, user software is expected to compute the quotient (FR f_2 /FR f_3) for each half (using the non-parallel frcpa instruction), and merge the results into FR f_1 , keeping PR p_2 cleared.

- The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).
- If either FR f₂ or FR f₃ is a NaTVal, FR f₁ is set to NaTVal instead of the computed result, and PR p₂ is cleared.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation:
            if (PR[qp]) {
                fp check target register(f1);
                if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                if (fp is natval(FR[f_2]) || fp is natval(FR[f_3])) {
                    FR[f_1] = NATVAL;
                    PR[p_2] = 0;
                } else {
                    tmp_default_result_pair = fprcpa_exception_fault_check(f2, f3, sf,
                                                            &tmp fp env, &limits check);
                    if (fp raise fault(tmp fp env))
                        fp exception fault(fp decode fault(tmp fp env));
                    if (fp_is_nan_or_inf(tmp_default_result_pair.hi) ||
                        limits_check.hi_fr3) {
                        tmp_res_hi = fp_single(tmp_default_result_pair.hi);
                        tmp pred hi = 0;
                    } else {
                        num = fp normalize(fp reg read hi(f<sub>2</sub>));
                        den = fp_normalize(fp_reg_read_hi(f<sub>3</sub>));
                        if (fp_is_inf(num) && fp_is_finite(den)) {
                           tmp_res = FP_INFINITY;
                           tmp res.sign = num.sign ^ den.sign;
                           tmp pred hi = 0;
                        } else if (fp is finite(num) && fp is inf(den)) {
                           tmp_res = FP_ZERO;
                           tmp_res.sign = num.sign ^ den.sign;
                           tmp pred hi = 0;
                        } else if (fp is zero(num) && fp is finite(den)) {
```

```
tmp res = FP ZERO;
                           tmp res.sign = num.sign ^ den.sign;
                           tmp pred hi = 0;
                        } else {
                           tmp_res = fp_ieee_recip(den);
                           if (limits check.hi fr2 or quot)
                               tmp pred hi = 0;
                           else
                               tmp pred hi = 1;
                        }
                        tmp res hi = fp single(tmp res);
                    }
                    if (fp is nan or inf(tmp default result pair.lo) ||
                        limits check.lo fr3) {
                        tmp res lo = fp single(tmp default result pair.lo);
                        tmp pred lo = 0;
                    } else {
                        num = fp normalize(fp reg read lo(f<sub>2</sub>));
                        den = fp_normalize(fp_reg_read_lo(f<sub>3</sub>));
                        if (fp is inf(num) && fp is finite(den)) {
                           tmp_res = FP_INFINITY;
                           tmp_res.sign = num.sign ^ den.sign;
                           tmp pred lo = 0;
                        } else if (fp is finite(num) && fp is inf(den)) {
                           tmp res = FP ZERO;
                           tmp res.sign = num.sign ^ den.sign;
                           tmp pred lo = 0;
                        } else if (fp_is_zero(num) && fp_is_finite(den)) {
                           tmp res = FP ZERO;
                           tmp res.sign = num.sign ^ den.sign;
                           tmp pred lo = 0;
                        } else {
                           tmp_res = fp_ieee_recip(den);
                           if (limits_check.lo_fr2_or_quot)
                               tmp pred lo = 0;
                           else
                               tmp pred lo = 1;
                        }
                        tmp_res_lo = fp_single(tmp_res);
                    }
                    FR[f<sub>1</sub>].significand = fp concatenate(tmp res hi, tmp res lo);
                    FR[f_1].exponent = FP INTEGER EXP;
                    FR[f_1].sign = FP SIGN POSITIVE;
                    PR[p_2] = tmp pred hi \&\& tmp pred lo;
                    fp update fpsr(sf, tmp fp env);
                }
                fp update psr(f_1);
             } else {
                PR[p_2] = 0;
             }
FP Exceptions: Invalid Operation (V)
             Zero Divide (Z)
```

Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

fprsqrta — Floating-point Parallel Reciprocal Square Root Approximation

Format: (qp) fprsqrta.sf f_1 , $p_2 = f_3$

F7

```
Description: If PR qp is 0, PR p_2 is cleared and FR f_1 remains unchanged.
```

If PR qp is 1, the following will occur:

- Each half of the significand of FR f_1 is either set to an approximation (with a relative error < $2^{-8.831}$) of the reciprocal square root of the corresponding half of FR f_3 , or set to the IEEE-754 compliant response for the reciprocal square root of the corresponding half of FR f_3 if that half of FR f_3 is in the set {-Infinity, -Finite, -0, +0, +Infinity, NaN}.
- If either half of FR f_1 is set to the IEEE-754 mandated reciprocal square root, or is set to an approximation of the reciprocal square root which may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 square root result, then PR p_2 is set to 0, otherwise it is set to 1.

For correct IEEE square root results, when PR p_2 is cleared, user software is expected to compute the square root for each half (using the non-parallel frsqrta instruction), and merge the results in FR f_1 , keeping PR p_2 cleared.

- The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).
- If FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result, and PR p_2 is cleared.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

```
Operation:
            if (PR[qp]) {
                fp check target register(f1);
                if (tmp isrcode = fp reg disabled(f_1, f_3, 0, 0))
                    disabled fp register fault(tmp isrcode, 0);
                if (fp is natval(FR[f<sub>3</sub>])) {
                    FR[f_1] = NATVAL;
                    PR[p_2] = 0;
                } else {
                    tmp default result pair = fprsqrta exception fault check (f_3, sf,
                                                            &tmp fp env, &limits check);
                    if (fp raise fault(tmp fp env))
                        fp exception fault(fp decode fault(tmp fp env));
                    if (fp is nan(tmp default result pair.hi)) {
                        tmp res hi = fp single(tmp default result pair.hi);
                        tmp pred hi = 0;
                    } else {
                       tmp fr3 = fp normalize(fp reg read hi(f_3));
                       if (fp is zero(tmp fr3)) {
                           tmp res = FP INFINITY;
                           tmp res.sign = tmp fr3.sign;
                           tmp pred hi = 0;
                        } else if (fp is pos inf(tmp fr3)) {
                           tmp res = FP ZERO;
                           tmp pred hi = 0;
                        } else {
                           tmp res = fp ieee recip sqrt(tmp fr3);
```

```
if (limits check.hi)
                               tmp pred hi = 0;
                            else
                                tmp_pred_hi = 1;
                        }
                        tmp_res_hi = fp_single(tmp_res);
                    }
                    if (fp_is_nan(tmp_default_result_pair.lo)) {
                        tmp_res_lo = fp_single(tmp_default_result_pair.lo);
                        tmp pred lo = 0;
                    } else {
                        tmp fr3 = fp normalize(fp reg read lo(f_3));
                        if (fp is zero(tmp fr3)) {
                            tmp res = FP INFINITY;
                           tmp res.sign = tmp fr3.sign;
                           tmp pred lo = 0;
                        } else if (fp is pos inf(tmp fr3)) {
                            tmp res = FP ZERO;
                            tmp pred lo = 0;
                        } else {
                            tmp_res = fp_ieee_recip_sqrt(tmp_fr3);
                            if (limits check.lo)
                                tmp pred lo = 0;
                            else
                               tmp pred lo = 1;
                        }
                        tmp_res_lo = fp_single(tmp_res);
                    }
                    FR[f<sub>1</sub>].significand = fp concatenate(tmp res hi, tmp res lo);
                    FR[f_1].exponent = FP INTEGER EXP;
                    FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
                    PR[p<sub>2</sub>] = tmp_pred_hi && tmp_pred_lo;
                    fp update fpsr(sf, tmp fp env);
                }
                fp update psr(f_1);
             } else {
                PR[p_2] = 0;
             }
FP Exceptions: Invalid Operation (V)
```

Denormal/Unnormal Operand (D) Software Assist (SWA) fault

```
Interruptions:Illegal Operation faultFloating-point Exception faultDisabled Floating-point Register faultFloating-point Exception fault
```

frcpa — Floating-point Reciprocal Approximation

Format: (*qp*) frcpa.*sf* $f_1, p_2 = f_2, f_3$

F6

Description: If PR qp is 0, PR p_2 is cleared and FR f_1 remains unchanged.

If PR qp is 1, the following will occur:

- FR f_1 is either set to an approximation (with a relative error < $2^{-8.886}$) of the reciprocal of FR f_3 , or to the IEEE-754 mandated quotient of FR f_2 /FR f_3 if either FR f_2 or FR f_3 is in the set {-Infinity, -0, Pseudo-zero, +0, +Infinity, NaN, Unsupported}.
- If FR *f*₁ is set to the approximation of the reciprocal of FR *f*₃, then PR *p*₂ is set to 1; otherwise, it is set to 0.
- If FR f_2 and FR f_3 are such that the approximation of FR f_3 's reciprocal may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 result of FR f_2 /FR f_3 , then a Floating-point Exception fault for Software Assist occurs. System software is expected to compute the IEEE-754 quotient (FR f_2 /FR f_3), return the result in FR f_1 , and set PR p_2 to 0.
- If either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result, and PR p_2 is cleared.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

```
Operation:
             if (PR[qp]) {
                 fp check target register(f_1);
                 if (tmp isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))
                     disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3])) {
                     FR[f_1] = NATVAL;
                     PR[p_2] = 0;
                 } else {
                     tmp_default_result = frcpa_exception_fault_check(f<sub>2</sub>, f<sub>3</sub>, sf,
                                                                         &tmp fp env);
                     if (fp raise fault(tmp fp env))
                         fp exception fault(fp decode fault(tmp fp env));
                     if (fp is nan or inf(tmp default result)) {
                         FR[f_1] = tmp default result;
                         PR[p_2] = 0;
                     } else {
                         num = fp normalize(fp reg read(FR[f<sub>2</sub>]));
                         den = fp normalize(fp reg read(FR[f<sub>3</sub>]));
                         if (fp is inf(num) && fp is finite(den)) {
                             FR[f_1] = FP_INFINITY;
                             FR[f<sub>1</sub>].sign = num.sign ^ den.sign;
                             PR[p_2] = 0;
                         } else if (fp is finite(num) && fp is inf(den)) {
                             FR[f_1] = FP ZERO;
                             FR[f<sub>1</sub>].sign = num.sign ^ den.sign;
                             PR[p_2] = 0;
                         } else if (fp is zero(num) && fp is finite(den)) {
                             FR[f_1] = FP ZERO;
                             FR[f<sub>1</sub>].sign = num.sign ^ den.sign;
                             PR[p_2] = 0;
```

```
} else {
              FR[f_1] = fp i e e recip(den);
              PR[p_2] = 1;
          }
       fp update fpsr(sf, tmp fp env);
   }
   fp update psr(f_1);
} else {
   PR[p_2] = 0;
}
// fp ieee recip()
fp ieee recip(den)
   RECIP TABLE [256] = \{
       0x3fc, 0x3f4, 0x3ec, 0x3e4, 0x3dd, 0x3d5, 0x3cd, 0x3c6,
       0x3be, 0x3b7, 0x3af, 0x3a8, 0x3a1, 0x399, 0x392, 0x38b,
       0x384, 0x37d, 0x376, 0x36f, 0x368, 0x361, 0x35b, 0x354,
       0x34d, 0x346, 0x340, 0x339, 0x333, 0x32c, 0x326, 0x320,
       0x319, 0x313, 0x30d, 0x307, 0x300, 0x2fa, 0x2f4, 0x2ee,
       0x2e8, 0x2e2, 0x2dc, 0x2d7, 0x2d1, 0x2cb, 0x2c5, 0x2bf,
       0x2ba, 0x2b4, 0x2af, 0x2a9, 0x2a3, 0x29e, 0x299, 0x293,
       0x28e, 0x288, 0x283, 0x27e, 0x279, 0x273, 0x26e, 0x269,
       0x264, 0x25f, 0x25a, 0x255, 0x250, 0x24b, 0x246, 0x241,
       0x23c, 0x237, 0x232, 0x22e, 0x229, 0x224, 0x21f, 0x21b,
       0x216, 0x211, 0x20d, 0x208, 0x204, 0x1ff, 0x1fb, 0x1f6,
       0x1f2, 0x1ed, 0x1e9, 0x1e5, 0x1e0, 0x1dc, 0x1d8, 0x1d4,
       0x1cf, 0x1cb, 0x1c7, 0x1c3, 0x1bf, 0x1bb, 0x1b6, 0x1b2,
       Oxlae, Oxlaa, Oxla6, Oxla2, Oxl9e, Oxl9a, Oxl97, Oxl93,
       0x18f, 0x18b, 0x187, 0x183, 0x17f, 0x17c, 0x178, 0x174,
       0x171, 0x16d, 0x169, 0x166, 0x162, 0x15e, 0x15b, 0x157,
       0x154, 0x150, 0x14d, 0x149, 0x146, 0x142, 0x13f, 0x13b,
       0x138, 0x134, 0x131, 0x12e, 0x12a, 0x127, 0x124, 0x120,
       0x11d, 0x11a, 0x117, 0x113, 0x110, 0x10d, 0x10a, 0x107,
       0x103, 0x100, 0x0fd, 0x0fa, 0x0f7, 0x0f4, 0x0f1, 0x0ee,
       0x0eb, 0x0e8, 0x0e5, 0x0e2, 0x0df, 0x0dc, 0x0d9, 0x0d6,
       0x0d3, 0x0d0, 0x0cd, 0x0ca, 0x0c8, 0x0c5, 0x0c2, 0x0bf,
       0x0bc, 0x0b9, 0x0b7, 0x0b4, 0x0b1, 0x0ae, 0x0ac, 0x0a9,
       0x0a6, 0x0a4, 0x0a1, 0x09e, 0x09c, 0x099, 0x096, 0x094,
       0x091, 0x08e, 0x08c, 0x089, 0x087, 0x084, 0x082, 0x07f,
       0x07c, 0x07a, 0x077, 0x075, 0x073, 0x070, 0x06e, 0x06b,
       0x069, 0x066, 0x064, 0x061, 0x05f, 0x05d, 0x05a, 0x058,
       0x056, 0x053, 0x051, 0x04f, 0x04c, 0x04a, 0x048, 0x045,
       0x043, 0x041, 0x03f, 0x03c, 0x03a, 0x038, 0x036, 0x033,
       0x031, 0x02f, 0x02d, 0x02b, 0x029, 0x026, 0x024, 0x022,
       0x020, 0x01e, 0x01c, 0x01a, 0x018, 0x015, 0x013, 0x011,
       0x00f, 0x00d, 0x00b, 0x009, 0x007, 0x005, 0x003, 0x001,
   };
   tmp index = den.significand{62:55};
   tmp res.significand = (1 << 63) | (RECIP TABLE[tmp index] << 53);</pre>
   tmp res.exponent = FP REG EXP ONES - 2 - den.exponent;
   tmp res.sign = den.sign;
```

```
return (tmp_res);
}
```

- FP Exceptions: Invalid Operation (V) Zero Divide (Z) Denormal/Unnormal Operand (D) Software Assist (SWA) fault
- Interruptions: Illegal Operation fault Disabled Floating-point Register fault

frsqrta — Floating-point Reciprocal Square Root Approximation

```
Format: (qp) frsqrta.sf f_1, p_2 = f_3
```

F7

```
Description: If PR qp is 0, PR p_2 is cleared and FR f_1 remains unchanged.
```

If PR qp is 1, the following will occur:

- FR f_1 is either set to an approximation (with a relative error < $2^{-8.831}$) of the reciprocal square root of FR f_3 , or set to the IEEE-754 mandated square root of FR f_3 if FR f_3 is in the set {-Infinity, -Finite, -0, Pseudo-zero, +0, +Infinity, NaN, Unsupported}.
- If FR f₁ is set to an approximation of the reciprocal square root of FR f₃, then PR p₂ is set to 1; otherwise, it is set to 0.
- If FR f_3 is such the approximation of its reciprocal square root may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 square root result, then a Floating-point Exception fault for Software Assist occurs. System software is expected to compute the IEEE-754 square root, return the result in FR f_1 , and set PR p_2 to 0.
- If FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result, and PR p_2 is cleared.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

```
Operation:
             if (PR[qp]) {
                 fp check target register(f1);
                 if (tmp isrcode = fp_reg_disabled(f_1, f_3, 0, 0))
                     disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp is natval(FR[f<sub>3</sub>])) {
                     FR[f_1] = NATVAL;
                     PR[p_2] = 0;
                 } else {
                     tmp_default_result = frsqrta_exception_fault_check(f<sub>3</sub>, sf,
                                                                        &tmp fp env);
                     if (fp raise fault(tmp fp env))
                         fp exception fault(fp decode fault(tmp fp env));
                     if (fp is nan(tmp default result)) {
                         FR[f_1] = tmp default result;
                         PR[p_2] = 0;
                     } else {
                         tmp fr3 = fp normalize(fp reg read(FR[f<sub>3</sub>]));
                         if (fp is zero(tmp fr3)) {
                             FR[f_1] = tmp_fr3;
                             PR[p_2] = 0;
                         } else if (fp is pos inf(tmp fr3)) {
                             FR[f_1] = tmp fr3;
                             PR[p_2] = 0;
                         } else {
                             FR[f<sub>1</sub>] = fp_ieee_recip_sqrt(tmp_fr3);
                             PR[p_2] = 1;
                         }
                     1
                     fp update fpsr(sf, tmp fp env);
                 }
```

```
fp update psr(f_1);
} else {
   PR[p_2] = 0;
// fp ieee recip sqrt()
fp ieee recip sqrt(root)
{
   RECIP SQRT TABLE [256] = {
      0x1a5, 0x1a0, 0x19a, 0x195, 0x18f, 0x18a, 0x185, 0x180,
      0x17a, 0x175, 0x170, 0x16b, 0x166, 0x161, 0x15d, 0x158,
      0x153, 0x14e, 0x14a, 0x145, 0x140, 0x13c, 0x138, 0x133,
      0x12f, 0x12a, 0x126, 0x122, 0x11e, 0x11a, 0x115, 0x111,
      0x10d, 0x109, 0x105, 0x101, 0x0fd, 0x0fa, 0x0f6, 0x0f2,
      0x0ee, 0x0ea, 0x0e7, 0x0e3, 0x0df, 0x0dc, 0x0d8, 0x0d5,
      0x0d1, 0x0ce, 0x0ca, 0x0c7, 0x0c3, 0x0c0, 0x0bd, 0x0b9,
      0x0b6, 0x0b3, 0x0b0, 0x0ad, 0x0a9, 0x0a6, 0x0a3, 0x0a0,
      0x09d, 0x09a, 0x097, 0x094, 0x091, 0x08e, 0x08b, 0x088,
      0x085, 0x082, 0x07f, 0x07d, 0x07a, 0x077, 0x074, 0x071,
      0x06f, 0x06c, 0x069, 0x067, 0x064, 0x061, 0x05f, 0x05c,
      0x05a, 0x057, 0x054, 0x052, 0x04f, 0x04d, 0x04a, 0x048,
      0x045, 0x043, 0x041, 0x03e, 0x03c, 0x03a, 0x037, 0x035,
      0x033, 0x030, 0x02e, 0x02c, 0x029, 0x027, 0x025, 0x023,
      0x020, 0x01e, 0x01c, 0x01a, 0x018, 0x016, 0x014, 0x011,
      0x00f, 0x00d, 0x00b, 0x009, 0x007, 0x005, 0x003, 0x001,
      0x3fc, 0x3f4, 0x3ec, 0x3e5, 0x3dd, 0x3d5, 0x3ce, 0x3c7,
      0x3bf, 0x3b8, 0x3b1, 0x3aa, 0x3a3, 0x39c, 0x395, 0x38e,
      0x388, 0x381, 0x37a, 0x374, 0x36d, 0x367, 0x361, 0x35a,
      0x354, 0x34e, 0x348, 0x342, 0x33c, 0x336, 0x330, 0x32b,
      0x325, 0x31f, 0x31a, 0x314, 0x30f, 0x309, 0x304, 0x2fe,
      0x2f9, 0x2f4, 0x2ee, 0x2e9, 0x2e4, 0x2df, 0x2da, 0x2d5,
      0x2d0, 0x2cb, 0x2c6, 0x2c1, 0x2bd, 0x2b8, 0x2b3, 0x2ae,
      0x2aa, 0x2a5, 0x2a1, 0x29c, 0x298, 0x293, 0x28f, 0x28a,
      0x286, 0x282, 0x27d, 0x279, 0x275, 0x271, 0x26d, 0x268,
      0x264, 0x260, 0x25c, 0x258, 0x254, 0x250, 0x24c, 0x249,
      0x245, 0x241, 0x23d, 0x239, 0x235, 0x232, 0x22e, 0x22a,
      0x227, 0x223, 0x220, 0x21c, 0x218, 0x215, 0x211, 0x20e,
      0x20a, 0x207, 0x204, 0x200, 0x1fd, 0x1f9, 0x1f6, 0x1f3,
      Ox1f0, Ox1ec, Ox1e9, Ox1e6, Ox1e3, Ox1df, Ox1dc, Ox1d9,
      0x1d6, 0x1d3, 0x1d0, 0x1cd, 0x1ca, 0x1c7, 0x1c4, 0x1c1,
      Ox1be, Ox1bb, Ox1b8, Ox1b5, Ox1b2, Ox1af, Ox1ac, Ox1aa,
   };
   tmp index = (root.exponent{0} << 7) | root.significand{62:56};</pre>
   tmp res.significand = (1 << 63) | (RECIP SQRT TABLE[tmp index] << 53);</pre>
   tmp res.exponent = FP REG EXP HALF -
                      ((root.exponent - FP REG BIAS) >> 1);
   tmp res.sign = FP SIGN POSITIVE;
   return (tmp_res);
}
```

FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D)

Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

fselect — Floating-point Select

Format: (*qp*) fselect $f_1 = f_3, f_4, f_2$

Description: The significand field of FR f_3 is logically AND-ed with the significand field of FR f_2 and the significand field of FR f_4 is logically AND-ed with the one's complement of the significand field of FR f_2 . The two results are logically OR-ed together. The result is placed in the significand field of FR f_1 .

The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E). The sign bit field of FR f_1 is set to positive (0).

If any of FR f_3 , FR f_4 , or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

```
Operation:
              if (PR[qp]) {
                  fp check target register(f1);
                  if (tmp isrcode = fp_reg_disabled(f_1, f_2, f_3, f_4))
                      disabled fp register fault(tmp isrcode, 0);
                  if (fp_is_natval(FR[f_2]) || fp_is_natval(FR[f_3]) ||
                      fp_is_natval(FR[f_4]))  {
                      FR[f_1] = NATVAL;
                  } else {
                      FR[f_1].significand = (FR[f_3].significand & FR[f_2].significand)
                                             (FR[f<sub>4</sub>].significand & ~FR[f<sub>2</sub>].significand);
                     FR[f<sub>1</sub>].exponent = FP_INTEGER_EXP;
                     FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
                  }
                  fp update psr(f_1);
              }
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

Volume 3: Instruction Reference

fsetc — Floating-point Set Controls

Format: (qp) fsetc.sf amask₇, omask₇

F12

Description: The status field's control bits are initialized to the value obtained by logically AND-ing the sf0.controls and *amask*₇ immediate field and logically OR-ing the *omask*₇ immediate field.

The mnemonic values for *sf* are given in Table 2-23 on page 3:56.

Operation: if (PR[qp]) {
 tmp_controls = (AR[FPSR].sf0.controls & amask₇) | omask₇;
 if (is_reserved_field(FSETC, sf, tmp_controls))
 reserved_register_field_fault();
 fp_set_sf_controls(sf, tmp_controls);
}

FP Exceptions: None

Interruptions: Reserved Register/Field fault
fsub — Floating-point Subtract

Format:(qp) fsub.pc.sf $f_1 = f_3, f_2$ pseudo-op of: (qp) fms.pc.sf $f_1 = f_3, f1, f_2$ Description:FR f_2 is subtracted from FR f_3 (computed to infinite precision), rounded to the precision
indicated by pc (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode
specified by FPSR.sf.rc, and placed in FR f_1 .
If either FR f_3 or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.
The mnemonic values for the opcode's pc are given in Table 2-22 on page 3:56. The
mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and
interpretation of the status field's pc, wre, and rc, refer to Table 5-5 and Table 5-6 on
page 1:90.

Operation: See "fms - Floating-point Multiply Subtract" on page 3:86.

fswap — Floating-point Swap

Format:	(qp) fswap $f_1 = f_2, f_3$	swap_form F9	
	(qp) fswap.nl $f_1 = f_2, f_3$	swap_nl_form F9	
	(qp) fswap.nr $f_1 = f_2, f_3$	swap_nr_form F9	

Description: For the swap_form, the left single precision value in FR f_2 is concatenated with the right single precision value in FR f_3 . The concatenated pair is then swapped.

For the swap_nl_form, the left single precision value in FR f_2 is concatenated with the right single precision value in FR f_3 . The concatenated pair is then swapped, and the left single precision value is negated.

For the swap_nr_form, the left single precision value in FR f_2 is concatenated with the right single precision value in FR f_3 . The concatenated pair is then swapped, and the right single precision value is negated.

For all forms, the exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

For all forms, if either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

Figure 2-18. Floating-point Swap



Figure 2-19. Floating-point Swap Negate Left





Figure 2-20. Floating-point Swap Negate Right

FP Exceptions: None

Interruptions: Illegal Operation fault

}

Disabled Floating-point Register fault

fsxt — Floating-point Sign Extend

Format:	(qp) fsxt.l $f_1 = f_2, f_3$	sxt_l_form	F9
	(qp) fsxt.r $f_1 = f_2, f_3$	sxt_r_form	F9

Description: For the sxt_l_form (sxt_r_form), the sign of the left (right) single precision value in FR f_2 is extended to 32-bits and is concatenated with the left (right) single precision value in FR f_3 .

For all forms, the exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

For all forms, if either FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

Figure 2-21. Floating-point Sign Extend Left



Figure 2-22. Floating-point Sign Extend Right



```
Operation:
             if (PR[qp]) {
                fp_check_target_register(f1);
                if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, 0))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                if (fp_is_natval(FR[f_2]) \mid | fp_is_natval(FR[f_3])) {
                    FR[f_1] = NATVAL;
                 } else {
                    if (sxt_l_form) {
                        \texttt{tmp\_res\_hi} = (\texttt{FR}[f_2].\texttt{significand}\{\texttt{63}\} ? \texttt{0xFFFFFFFF} : \texttt{0x0000000});
                        tmp_res_lo = FR[f_3].significand{63:32};
                                                                    // sxt r form
                    } else {
                        tmp res lo = FR[f_3].significand{31:0};
                    }
                    FR[f<sub>1</sub>].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
                    FR[f_1].exponent = FP INTEGER EXP;
                    FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
                }
                fp_update_psr(f_1);
             }
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

fwb - Flush Write Buffers

Format: (*qp*) fwb

Description: The processor is instructed to expedite flushing of any pending stores held in write or coalescing buffers. Since this operation is a hint, the processor may or may not take any action and actually flush any outstanding stores. The processor gives no indication when flushing of any prior stores is completed. An fwb instruction does not ensure ordering of stores, since later stores may be flushed before prior stores.

To ensure prior coalesced stores are made visible before later stores, software must issue a release operation between stores (see Table 4-15 on page 2:83 for a list of release operations).

This instruction can be used to help ensure stores held in write or coalescing buffers are not delayed for long periods or to expedite high priority stores out of the processors.

Operation: if (PR[qp]) {
 mem_flush_pending_stores();
}

Interruptions: None

M24

fxor - Floating-point Exclusive Or

Format: (qp) fxor $f_1 = f_2, f_3$

Description: The bit-wise logical exclusive-OR of the significand fields of FR f_2 and FR f_3 is computed. The resulting value is stored in the significand field of FR f_1 . The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

If either of FR f_2 or FR f_3 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f<sub>1</sub>);
    if (tmp_isrcode = fp_reg_disabled(f<sub>1</sub>, f<sub>2</sub>, f<sub>3</sub>, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);

    if (fp_is_natval(FR[f<sub>2</sub>]) || fp_is_natval(FR[f<sub>3</sub>])) {
        FR[f<sub>1</sub>] = NATVAL;
    } else {
        FR[f<sub>1</sub>].significand = FR[f<sub>2</sub>].significand ^ FR[f<sub>3</sub>].significand;
        FR[f<sub>1</sub>].exponent = FP_INTEGER_EXP;
        FR[f<sub>1</sub>].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f<sub>1</sub>);
}
```

FP Exceptions: None

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

F9

getf — Get Floating-point Value or Exponent or Significand

Format:	(qp) getf.s $r_1 = f_2$	single_form	M19
	(qp) getf.d $r_1 = f_2$	double_form	M19
	(qp) getf.exp $r_1 = f_2$	exponent_form	M19
	(qp) getf.sig $r_1 = f_2$	significand_form	M19

Description: In the single and double forms, the value in FR f_2 is converted into a single precision (single_form) or double precision (double_form) memory representation and placed in GR r_1 , as shown in Figure 5-7 and Figure 5-8 on page 1:95, respectively. In the single_form, the most-significant 32 bits of GR r_1 are set to 0.

In the exponent_form, the exponent field of FR f_2 is copied to bits 16:0 of GR r_1 and the sign bit of the value in FR f_2 is copied to bit 17 of GR r_1 . The most-significant 46-bits of GR r_1 are set to zero.

Figure 2-23. Function of getf.exp



In the significand_form, the significand field of the value in FR f_2 is copied to GR r_1

Figure 2-24. Function of getf.sig



For all forms, if FR f_2 contains a NaTVal, then the NaT bit corresponding to GR r_1 is set to 1.

```
Operation:
             if (PR[qp]) {
                 check_target_register(r_1);
                 if (tmp_isrcode = fp_reg_disabled(f_2, 0, 0, 0))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                 if (single form) {
                    GR[r_1]{31:0} = fp_fr_to_mem_format(FR[f_2], 4, 0);
                    GR[r_1]{63:32} = 0;
                 } else if (double_form) {
                    GR[r_1] = fp_fr_to_mem_format(FR[f_2], 8, 0);
                 } else if (exponent_form) {
                    GR[r_1] \{ 63:18 \} = 0;
                    GR[r_1]{16:0} = FR[f_2].exponent;
                    GR[r_1]{17} = FR[f_2].sign;
                 } else // significand form
                    GR[r_1] = FR[f_2].significand;
                 if (fp_is_natval(FR[f<sub>2</sub>]))
                    GR[r_1].nat = 1;
                 else
                    GR[r_1].nat = 0;
             }
```

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault

hint – Performance Hint

Format:	(qp) hint imm ₂₁	pseudo-op	
	(qp) hint.i <i>imm₂₁</i>	i_unit_form	118
	(qp) hint.b <i>imm₂₁</i>	b_unit_form	B9
	(qp) hint.m imm ₂₁	m_unit_form	M48
	(qp) hint.f <i>imm₂₁</i>	f_unit_form	F16
	(qp) hint.x imm ₆₂	x_unit_form	X5

Description: Provides a performance hint to the processor about the program being executed. It has no effect on architectural machine state, and operates as a nop instruction except for its performance effects.

The immediate, imm_{21} or imm_{62} , specifies the hint. For the x_unit_form, the L slot of the bundle contains the upper 41 bits of imm_{62} .

This instruction has five forms, each of which can be executed only on a particular execution unit type. The pseudo-op can be used if the unit type to execute on is unimportant.

<i>imm</i> ₂₁ or <i>imm</i> ₆₂	Mnemonic	Hint
0x0	@pause	Indicates to the processor that the currently executing stream is waiting, spinning, or performing low priority tasks. This hint can be used by the processor to allocate more resources or time to another executing stream on the same processor. For the case where the currently executing stream is spinning or otherwise waiting for a particular address in memory to change, an advanced load to that address should be done before executing a hint @pause; this hint can be used by the processor to resume normal allocation of resources or time to the currently executing stream at the point when some other stream stores to that address.
0x1	@priority	Indicates to the processor that the currently executing stream is performing a high priority task. This hint can be used by the processor to allocate more resources or time to this stream. Implementations will ensure that such increased allocation is only temporary, and that repeated use of this hint will not impair longer-term fairness of allocation.
0x02-0x3f		These values are available for future architected extensions and will execute as a nop on all current processors. Use of these values may cause unexpected performance issues on future processors and should not be used.
other		Implementation specific. Performs an implementation-specific hint action. Consult processor model-specific documentation for details.

Table 2-31. Hint Immediates

Operation:

```
if (PR[qp]) {
    if (x_unit_form)
        hint = imm<sub>62</sub>;
    else // i_unit_form || b_unit_form || b_unit_form || f_unit_form
        hint = imm<sub>21</sub>;
    if (is_supported_hint(hint))
```

```
execute_hint(hint);
```

```
}
```

Interruptions: None

invala — Invalidate ALAT

Format:	(qp) invala (qp) invala.e r ₁ (qp) invala.e f ₁	complete_form gr_form, entry_form fr_form, entry_form	M24 M26 M27
Description:	The selected entry or entries in the ALAT are invalidated.		
	In the complete_form, all ALAT entries are invalidated. In the queried using the general register specifier r_1 (gr_form), or specifier f_1 (fr_form), and if any ALAT entry matches, it is in	the floating-point regi	
Operation:	<pre>if (PR[qp]) { if (complete_form) alat_inval(); else { // entry_form if (gr_form) alat_inval_single_entry(GENERAL, r₁); else // fr_form alat_inval_single_entry(FLOAT, f₁); } }</pre>		

```
}
```

}

Interruptions: None

itc — Insert Translation Cache

Format:	(qp) itc.i r ₂	instruction_form	M41
	(qp) itc.d r_2	data_form	M41

Description: An entry is inserted into the instruction or data translation cache. GR r_2 specifies the physical address portion of the translation. ITIR specifies the protection key, page size and additional information. The virtual address is specified by the IFA register and the region register is selected by IFA{63:61}. The processor determines which entry to replace based on an implementation-specific replacement algorithm.

The visibility of the itc instruction to externally generated purges (ptc.g, ptc.ga) must occur before subsequent memory operations. From a software perspective, this is similar to acquire semantics. Serialization is still required to observe the side-effects of a translation being present.

itc must be the last instruction in an instruction group; otherwise, its behavior (including its ordering semantics) is undefined.

The TLB is first purged of any overlapping entries as specified by Table 4-1 on page 2:52.

This instruction can only be executed at the most privileged level, and when PSR.ic and PSR.vm are both 0.

To ensure forward progress, software must ensure that PSR.ic remains 0 until $\tt rfi-ing$ to the instruction that requires the translation.

```
Operation:
            if (PR[qp]) {
                if (!followed by stop())
                   undefined behavior();
                if (PSR.ic)
                   illegal operation fault();
                if (PSR.cpl != 0)
                    privileged operation fault(0);
                if (GR[r_2].nat)
                    register nat consumption fault(0);
                tmp size = CR[ITIR].ps;
                tmp_va = CR[IFA] \{60:0\};
                tmp rid = RR[CR[IFA] {63:61}].rid;
                tmp va = align to size boundary(tmp va, tmp size);
                if (is reserved field(TLB TYPE, GR[r_2], CR[ITIR]))
                    reserved register field fault();
                if (!impl check mov ifa() &&
                       unimplemented virtual address(CR[IFA], PSR.vm))
                    unimplemented data address fault(0);
                if (PSR.vm == 1)
                    virtualization_fault();
                if (instruction form) {
                    tlb must purge itc entries(tmp rid, tmp va, tmp size);
                    tlb may purge dtc entries (tmp rid, tmp va, tmp size);
                    slot = tlb replacement algorithm(ITC TYPE);
                    tlb_insert_inst(slot, GR[r<sub>2</sub>], CR[ITIR], CR[IFA], tmp_rid, TC);
                                                                   // data form
                } else {
                    tlb must purge dtc entries(tmp rid, tmp va, tmp size);
                    tlb may purge itc entries (tmp rid, tmp va, tmp size);
                    slot = tlb replacement algorithm(DTC TYPE);
                    tlb_insert_data(slot, GR[r<sub>2</sub>], CR[ITIR], CR[IFA], tmp_rid, TC);
                }
            }
Interruptions: Machine Check abort
                                                       Personal Persister/Field fault
```

interruptions:	маспіпе Спеск арс	ort	Reserved Register/Field fault		
		Illegal Operation fa	ult	Unimplemented Data Address fa	ault
		Privileged Operatio	n fault	Virtualization fault	
		Register NaT Consu	umption fault		
	Serialization:	For the instruction	form, software must is	sue an instruction serialization oper	ratioi

Serialization: For the instruction_form, software must issue an instruction serialization operation before a dependent instruction fetch access. For the data_form, software must issue a data serialization operation before issuing a data access or non-access reference dependent on the new translation.

itr — Insert Translation Register

Format:	(qp) itr.i itr $[r_3] = r_2$	instruction_form	M42
	(qp) itr.d dtr $[r_3] = r_2$	data_form	M42

Description: A translation is inserted into the instruction or data translation register specified by the contents of GR r_3 . GR r_2 specifies the physical address portion of the translation. ITIR specifies the protection key, page size and additional information. The virtual address is specified by the IFA register and the region register is selected by IFA{63:61}.

As described in Table 4-1, "Purge Behavior of TLB Inserts and Purges" on page 2:52, the TLB is first purged of any entries that overlap with the newly inserted translation. The translation previously contained in the TR slot specified by GR r_3 is not necessarily purged from the processor's TLBs and may remain as a TC entry. To ensure that the previous TR translation is purged, software must use explicit ptr instructions before inserting the new TR entry.

This instruction can only be executed at the most privileged level, and when PSR.ic and PSR.vm are both 0.

```
Operation:
            if (PR[qp]) {
                if (PSR.ic)
                    illegal operation fault();
                if (PSR.cpl != 0)
                    privileged operation fault(0);
                if (GR[r_3].nat || GR[r_2].nat)
                    register nat consumption fault(0);
                slot = GR[r_3] \{7:0\};
                tmp size = CR[ITIR].ps;
                tmp va = CR[IFA] \{60:0\};
                tmp rid = RR[CR[IFA]{63:61}].rid;
                tmp va = align to size boundary(tmp va, tmp size);
                tmp tr type = instruction form ? ITR TYPE : DTR TYPE;
                if (is reserved reg(tmp tr type, slot))
                    reserved register field fault();
                if (is reserved field(TLB TYPE, GR[r<sub>2</sub>], CR[ITIR]))
                    reserved register field fault();
                if (!impl check mov ifa() &&
                        unimplemented virtual address(CR[IFA], PSR.vm))
                    unimplemented data address fault(0);
                if (PSR.vm == 1)
                    virtualization fault();
                if (instruction form) {
                    tlb must purge itc entries(tmp rid, tmp va, tmp size);
                    tlb may_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
                    tlb insert inst(slot, GR[r<sub>2</sub>], CR[ITIR], CR[IFA], tmp rid, TR);
                 } else {
                                                                    // data form
                    tlb must purge dtc entries(tmp rid, tmp va, tmp size);
                    tlb may purge itc entries (tmp rid, tmp va, tmp size);
                    tlb insert data(slot, GR[r<sub>2</sub>], CR[ITIR], CR[IFA], tmp rid, TR);
                }
             }
```

Interruptions:	Machine Check abort
	Illegal Operation fault
	Privileged Operation fault
	Register NaT Consumption fault

Reserved Register/Field fault Unimplemented Data Address fault Virtualization fault

- **Serialization:** For the instruction_form, software must issue an instruction serialization operation before a dependent instruction fetch access. For the data_form, software must issue a data serialization operation before issuing a data access or non-access reference dependent on the new translation.
- Notes: The processor may use invalid translation registers for translation cache entries. Performance can be improved on some processor models by ensuring translation registers are allocated beginning at translation register zero and continuing contiguously upwards.

ld – Load

(qp) Idsz.Idtype.Idhint $r_1 = [r_3]$ (qp) Idsz.Idtype.Idhint $r_1 = [r_3], r_2$ (qp) Idsz.Idtype.Idhint $r_1 = [r_3], imm_9$ (qp) Id16.Idhint r_1 , ar.csd = $[r_3]$ (qp) Id16.acq.Idhint r_1 , ar.csd = $[r_3]$ (qp) Id8.fill.Idhint $r_1 = [r_3]$ (qp) Id8.fill.Idhint $r_1 = [r_3], r_2$ (qp) Id8.fill.Idhint $r_1 = [r_3], imm_9$	no_base_update_form reg_base_update_form imm_base_update_form sixteen_byte_form, no_base_update_form sixteen_byte_form, acquire_form, no_base_update_form fill_form, no_base_update_form fill_form, reg_base_update_form fill_form, imm_base_update_form	M2 M2 M3 M2 M2 M2 M2 M2 M3
(4)	···· <u>_</u> ·····, ···· <u>_</u> ···· <u>_</u> ···· <u>_</u> ····· <u>_</u> ·····	

Description: A value consisting of *sz* bytes is read from memory starting at the address specified by the value in GR r_3 . The value is then zero extended and placed in GR r_1 . The values of the *sz* completer are given in Table 2-32. The NaT bit corresponding to GR r_1 is cleared, except as described below for speculative loads. The *ldtype* completer specifies special load operations, which are described in Table 2-33.

For the sixteen_byte_form, two 8-byte values are loaded as a single, 16-byte memory read. The value at the lowest address is placed in GR r_1 , and the value at the highest address is placed in the Compare and Store Data application register (AR[CSD]). The only load types supported for this sixteen_byte_form are *none* and *acq*.

For the fill_form, an 8-byte value is loaded, and a bit in the UNAT application register is copied into the target register NaT bit. This instruction is used for reloading a spilled register/NaT pair. See Section 4.4.4, "Control Speculation" on page 1:60 for details.

In the base update forms, the value in GR r_3 is added to either a signed immediate value (*imm*₉) or a value from GR r_2 , and the result is placed back in GR r_3 . This base register update is done after the load, and does not affect the load address. In the reg_base_update_form, if the NaT bit corresponding to GR r_2 is set, then the NaT bit corresponding to GR r_3 is set and no fault is raised. Base register update is not supported for the ld16 instruction.

Table 2-32.	sz Completers
-------------	---------------

sz Completer	Bytes Accessed
1	1 byte
2	2 bytes
4	4 bytes
8	8 bytes

Table 2-33.Load Types

<i>ldtype</i> Completer	Interpretation	Special Load Operation
none	Normal load	
S	Speculative load	Certain exceptions may be deferred rather than generating a fault. Deferral causes the target register's NaT bit to be set. The NaT bit is later used to detect deferral.
а	Advanced load	An entry is added to the ALAT. This allows later instructions to check for colliding stores. If the referenced data page has a non-speculative attribute, the target register and NaT bit is cleared, and the processor ensures that no ALAT entry exists for the target register. The absence of an ALAT entry is later used to detect deferral or collision.

Table 2-33.	Load Types	(Continued)
-------------	------------	-------------

<i>ldtype</i> Completer	Interpretation	Special Load Operation
sa	Speculative Advanced load	An entry is added to the ALAT, and certain exceptions may be deferred. Deferral causes the target register's NaT bit to be set, and the processor ensures that no ALAT entry exists for the target register. The absence of an ALAT entry is later used to detect deferral or collision.
c.nc	Check load – no clear	The ALAT is searched for a matching entry. If found, no load is done and the target register is unchanged. Regardless of ALAT hit or miss, base register updates are performed, if specified. An implementation may optionally cause the ALAT lookup to fail independent of whether an ALAT entry matches. If not found, a load is performed, and an entry is added to the ALAT (unless the referenced data page has a non-speculative attribute, in which case no ALAT entry is allocated).
c.clr	Check load – clear	The ALAT is searched for a matching entry. If found, the entry is removed, no load is done and the target register is unchanged. Regardless of ALAT hit or miss, base register updates are performed, if specified. An implementation may optionally cause the ALAT lookup to fail independent of whether an ALAT entry matches. If not found, a clear check load behaves like a normal load.
c.clr.acq	Ordered check load – clear	This type behaves the same as the unordered clear form, except that the ALAT lookup (and resulting load, if no ALAT entry is found) is performed with acquire semantics.
acq	Ordered load	An ordered load is performed with acquire semantics.
bias	Biased load	A hint is provided to the implementation to acquire exclusive ownership of the accessed cache line.

For more details on ordered, biased, speculative, advanced and check loads see Section 4.4.4, "Control Speculation" on page 1:60 and Section 4.4.5, "Data Speculation" on page 1:63. For more details on ordered loads see Section 4.4.7, "Memory Access Ordering" on page 1:73. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details on biased loads. Details on memory attributes are described in Section 4.4, "Memory Attributes" on page 2:75.

For the non-speculative load types, if NaT bit associated with GR r_3 is 1, a Register NaT Consumption fault is taken. For speculative and speculative advanced loads, no fault is raised, and the exception is deferred. For the base-update calculation, if the NaT bit associated with GR r_2 is 1, the NaT bit associated with GR r_3 is set to 1 and no fault is raised.

The value of the *ldhint* completer specifies the locality of the memory access. The values of the *ldhint* completer are given in Table 2-34. A prefetch hint is implied in the base update forms. The address specified by the value in GR r_3 after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by *ldhint*. Prefetch and locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

Table 2-34. Load Hints

Idhint Completer	Interpretation
none	Temporal locality, level 1

Table 2-34. Load Hints (Continued)

Idhint Completer	Interpretation
nt1	No temporal locality, level 1
nta	No temporal locality, all levels

In the no_base_update form, the value in GR r_3 is not modified and no prefetch hint is implied.

For the base update forms, specifying the same register address in r_1 and r_3 will cause an Illegal Operation fault.

Hardware support for 1d16 instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such 1d16 accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted.

For the sixteen_byte_form, Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details.

```
Operation:
            if (PR[qp]) {
                size = fill form ? 8 : (sixteen byte form ? 16 : sz);
                speculative = (ldtype == `s' || ldtype == `sa');
                advanced = (ldtype == `a' || ldtype == `sa');
                check clear = (ldtype == `c.clr' || ldtype == `c.clr.acq');
                check no clear = (ldtype == `c.nc');
                check = check clear || check no clear;
                acquire = (acquire form || ldtype == 'acq' || ldtype == 'c.clr.acq');
                otype = acquire ? ACQUIRE : UNORDERED;
                bias = (ldtype == 'bias') ? BIAS : 0 ;
                translate address = 1;
                read memory = 1;
                itype = READ;
                if (speculative) itype |= SPEC ;
                if (advanced) itype |= ADVANCE ;
                if (size == 16) itype |= UNCACHE OPT ;
                if (sixteen byte form && !instruction implemented(LD16))
                    illegal operation fault();
                if ((reg_base_update_form || imm_base_update_form) && (r_1 == r_3))
                   illegal operation fault();
                check target register(r1);
                if (reg base update form || imm base update form)
                    check target register (r_3);
                if (reg_base_update_form) {
                   tmp r2 = GR[r_2];
                    tmp r2nat = GR[r_2].nat;
                }
                if (!speculative && GR[r<sub>3</sub>].nat)
                                                              // fault on NaT address
                    register nat consumption fault(itype);
                defer = speculative && (GR[r_3].nat || PSR.ed); // defer exception if spec
                if (check && alat cmp(GENERAL, r_1)) {
                   translate address = alat translate address on hit (ldtype, GENERAL,
            r1);
                   read memory = alat read memory on hit (ldtype, GENERAL, r<sub>1</sub>);
                }
                if (!translate address) {
                                                               // remove any old alat entry
                    if (check clear || advanced)
                       alat inval single entry (GENERAL, r_1);
                } else {
                    if (!defer) {
                       paddr = tlb translate(GR[r<sub>3</sub>], size, itype, PSR.cpl, &mattr,
                                                 &defer);
                       spontaneous deferral (paddr, size, UM.be, mattr, otype,
                                                bias | ldhint, &defer);
                       if (!defer && read memory) {
                           if (size == 16) {
                              mem read pair(&val, &val ar, paddr, size, UM.be, mattr,
                                              otype, ldhint);
                           }
                           else {
```

```
val = mem read(paddr, size, UM.be, mattr, otype,
                             bias | ldhint);
          }
       }
   }
   if (check_clear || advanced)
                                             // remove any old ALAT entry
       alat inval single entry (GENERAL, r_1);
   if (defer) {
       if (speculative) {
          GR[r<sub>1</sub>] = natd_gr_read(paddr, size, UM.be, mattr, otype,
                                 bias | ldhint);
          GR[r_1].nat = 1;
       } else {
         GR[r_1] = 0;
                                           // ld.a to sequential memory
          GR[r_1].nat = 0;
       }
   } else {
                                              // execute load normally
       if (fill form) {
                                              // fill NaT on ld8.fill
          bit pos = GR[r_3]{8:3};
          GR[r_1] = val;
          GR[r_1].nat = AR[UNAT]{bit pos};
       } else {
                                              // clear NaT on other types
          if (size == 16) {
             GR[r_1] = val;
             AR[CSD] = val ar;
          }
          else {
              GR[r_1] = zero_ext(val, size * 8);
          }
          GR[r_1].nat = 0;
       }
       if ((check no clear || advanced) && ma is speculative(mattr))
                                             // add entry to ALAT
          alat_write(ldtype, GENERAL, r1, paddr, size);
   }
}
if (imm base update form) {
                                             // update base register
   GR[r_3] = GR[r_3] + sign ext(imm_9, 9);
   GR[r_3].nat = GR[r_3].nat;
} else if (reg base update form) {
   GR[r_3] = GR[r_3] + tmp r2;
   GR[r_3].nat = GR[r_3].nat || tmp r2nat;
}
if ((reg_base_update_form || imm_base_update_form) && !GR[r_3].nat)
   mem implicit prefetch(GR[r<sub>3</sub>], ldhint | bias, itype);
```

}

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault Data TLB fault Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

ldf — Floating-point Load

Format:	(qp) Idffsz.fldtype.ldhint $f_1 = [r_3]$ (qp) Idffsz.fldtype.ldhint $f_1 = [r_3]$, r_2 (qp) Idffsz.fldtype.ldhint $f_1 = [r_3]$, imm ₉ (qp) Idf8.fldtype.ldhint $f_1 = [r_3]$ (qp) Idf8.fldtype.ldhint $f_1 = [r_3]$, r_2 (qp) Idf8.fldtype.ldhint $f_1 = [r_3]$, imm ₉ (qp) Idf8.fldtype.ldhint $f_1 = [r_3]$, imm ₉ (qp) Idf8.flll.ldhint $f_1 = [r_3]$	no_base_update_form reg_base_update_form imm_base_update_form integer_form, no_base_update_form integer_form, reg_base_update_form integer_form, imm_base_update_form fill_form, no_base_update_form	M9 M7 M8 M9 M7 M8 M9 M7
	(qp) Idf.fill.Idhint $f_1 = [r_3], r_2$ (qp) Idf.fill.Idhint $f_1 = [r_3], imm_9$	fill_form, reg_base_update_form fill_form, imm_base_update_form	M7 M8

Description: A value consisting of *fsz* bytes is read from memory starting at the address specified by the value in GR r_3 . The value is then converted into the floating-point register format and placed in FR f_1 . See Section 5.1, "Data Types and Formats" on page 1:85 for details on conversion to floating-point register format. The values of the *fsz* completer are given in Table 2-35. The *fldtype* completer specifies special load operations, which are described in Table 2-36.

For the integer_form, an 8-byte value is loaded and placed in the significand field of FR f_1 without conversion. The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

For the fill_form, a 16-byte value is loaded, and the appropriate fields are placed in FR f_1 without conversion. This instruction is used for reloading a spilled register. See Section 4.4.4, "Control Speculation" on page 1:60 for details.

In the base update forms, the value in GR r_3 is added to either a signed immediate value (*imm*₉) or a value from GR r_2 , and the result is placed back in GR r_3 . This base register update is done after the load, and does not affect the load address. In the reg_base_update_form, if the NaT bit corresponding to GR r_2 is set, then the NaT bit corresponding to GR r_3 is set and no fault is raised.

Table 2-35. fsz Completers

fsz Completer	Bytes Accessed	Memory Format
S	4 bytes	Single precision
d	8 bytes	Double precision
e	10 bytes	Extended precision

Table 2-36. FP Load Types

<i>fldtype</i> Completer	Interpretation	Special Load Operation
none	Normal load	
S	Speculative load	Certain exceptions may be deferred rather than generating a fault. Deferral causes NaTVal to be placed in the target register. The NaTVal value is later used to detect deferral.
а	Advanced load	An entry is added to the ALAT. This allows later instructions to check for colliding stores. If the referenced data page has a non-speculative attribute, no ALAT entry is added to the ALAT and the target register is set as follows: for the integer_form, the exponent is set to 0x1003E and the sign and significand are set to zero; for all other forms, the sign, exponent and significand are set to zero. The absence of an ALAT entry is later used to detect deferral or collision.

<i>fldtype</i> Completer	Interpretation	Special Load Operation
sa	Speculative Advanced load	An entry is added to the ALAT, and certain exceptions may be deferred. Deferral causes NaTVal to be placed in the target register, and the processor ensures that no ALAT entry exists for the target register. The absence of an ALAT entry is later used to detect deferral or collision.
c.nc	Check load – no clear	The ALAT is searched for a matching entry. If found, no load is done and the target register is unchanged. Regardless of ALAT hit or miss, base register updates are performed, if specified. An implementation may optionally cause the ALAT lookup to fail independent of whether an ALAT entry matches. If not found, a load is performed, and an entry is added to the ALAT (unless the referenced data page has a non-speculative attribute, in which case no ALAT entry is allocated).
c.clr	Check load – clear	The ALAT is searched for a matching entry. If found, the entry is removed, no load is done and the target register is unchanged. Regardless of ALAT hit or miss, base register updates are performed, if specified. An implementation may optionally cause the ALAT lookup to fail independent of whether an ALAT entry matches. If not found, a clear check load behaves like a normal load.

Table 2-36.	FP Load Types	(Continued)
		(

For more details on speculative, advanced and check loads see Section 4.4.4, "Control Speculation" on page 1:60 and Section 4.4.5, "Data Speculation" on page 1:63. Details on memory attributes are described in Section 4.4, "Memory Attributes" on page 2:75.

For the non-speculative load types, if NaT bit associated with GR r_3 is 1, a Register NaT Consumption fault is taken. For speculative and speculative advanced loads, no fault is raised, and the exception is deferred. For the base-update calculation, if the NaT bit associated with GR r_2 is 1, the NaT bit associated with GR r_3 is set to 1 and no fault is raised.

The value of the *ldhint* modifier specifies the locality of the memory access. The mnemonic values of *ldhint* are given in Table 2-34 on page 3:152. A prefetch hint is implied in the base update forms. The address specified by the value in GR r_3 after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by *ldhint*. Prefetch and locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

In the no_base_update form, the value in GR r_3 is not modified and no prefetch hint is implied.

The PSR.mfl and PSR.mfh bits are updated to reflect the modification of FR f_1 .

Hardware support for ldfe (10-byte) instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such ldfe accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted. The fault is delivered only on the normal, advanced, and check load flavors. Control-speculative flavors of ldfe always defer the Unsupported Data Reference fault.

ldf

```
Operation:
            if (PR[qp]) {
                size = (fill form ? 16 : (integer form ? 8 : fsz));
                speculative = (fldtype == `s' || fldtype == `sa');
                advanced = (fldtype == `a' || fldtype == `sa');
                check clear = (fldtype == `c.clr' );
                check no clear = (fldtype == 'c.nc');
                check = check clear || check no clear;
                translate address = 1;
                read memory = 1;
                itype = READ;
                if (speculative) itype |= SPEC;
                if (advanced) itype |= ADVANCE;
                if (size == 10) itype |= UNCACHE OPT;
                if (reg base update form || imm base update form)
                    check target register (r_3);
                fp check target register(f1);
                if (tmp isrcode = fp reg disabled(f_1, 0, 0, 0))
                   disabled fp register fault(tmp isrcode, itype);
                if (!speculative && GR[r<sub>3</sub>].nat)
                                                              // fault on NaT address
                   register nat consumption fault(itype);
                defer = speculative && (GR[r<sub>3</sub>].nat || PSR.ed);// defer exception if spec
                if (check && alat cmp(FLOAT, f_1)) {
                    translate_address = alat_translate_address_on_hit(fldtype, FLOAT, f1);
                    read memory = alat read memory on hit(fldtype, FLOAT, f<sub>1</sub>);
                }
                if (!translate address) {
                    if (check clear || advanced)
                                                        // remove any old ALAT entry
                       alat inval single entry (FLOAT, f_1);
                } else {
                    if (!defer) {
                       paddr = tlb translate(GR[r<sub>3</sub>], size, itype, PSR.cpl, &mattr,
                                                 &defer);
                       spontaneous deferral (paddr, size, UM.be, mattr, UNORDERED,
                                                 ldhint, &defer);
                       if (!defer && read memory)
                           val = mem read(paddr, size, UM.be, mattr, UNORDERED, ldhint);
                    if (check clear || advanced)
                                                               // remove any old ALAT entry
                       alat inval single entry (FLOAT, f_1);
                    if (speculative && defer) {
                       FR[f_1] = NATVAL;
                    } else if (advanced && !speculative && defer) {
                       FR[f_1] = (integer form ? FP INT ZERO : FP ZERO);
                    } else {
                                                               // execute load normally
                       FR[f<sub>1</sub>] = fp_mem_to_fr_format(val, size, integer_form);
                       if ((check no clear || advanced) && ma is speculative(mattr))
                                                               // add entry to ALAT
                          alat write(fldtype, FLOAT, f1, paddr, size);
                    }
```

```
}
                 if (imm_base_update_form) {
                                                                   // update base register
                     GR[r_3] = GR[r_3] + sign_ext(imm_9, 9);
                     GR[r_3].nat = GR[r_3].nat;
                 } else if (reg base update form) {
                     GR[r_3] = GR[r_3] + GR[r_2];
                     GR[r_3].nat = GR[r_3].nat || GR[r_2].nat;
                 }
                 if ((reg_base_update_form || imm_base_update_form) && !GR[r_3].nat)
                     mem implicit prefetch(GR[r<sub>3</sub>], ldhint, itype);
                 fp update psr(f_1);
             }
Interruptions: Illegal Operation fault
                                                         Data NaT Page Consumption fault
                                                         Data Key Miss fault
             Disabled Floating-point Register fault
             Register NaT Consumption fault
                                                         Data Key Permission fault
             Unimplemented Data Address fault
                                                         Data Access Rights fault
             Data Nested TLB fault
```

Alternate Data TLB fault VHPT Data fault Data TLB fault Data Page Not Present fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

ldfp — Floating-point Load Pair

Format:	(qp) Idfps.fldtype.ldhint f_1 , $f_2 = [r_3]$	single_form, no_base_update_form	M11
	(qp) Idfps.fldtype.ldhint f_1 , $f_2 = [r_3]$, 8	single_form, base_update_form	M12
	(qp) $Idfpd.fldtype.ldhint f_1, f_2 = [r_3]$	double_form, no_base_update_form	M11
	(qp) Idfpd.fldtype.ldhint $f_1, f_2 = [r_3], 16$	double_form, base_update_form	M12
	(qp) $Idfp8.fldtype.ldhint f_1, f_2 = [r_3]$	integer_form, no_base_update_form	M11
	(qp) $Idfp8.fldtype.ldhint f_1, f_2 = [r_3], 16$	integer_form, base_update_form	M12

Description: Eight (single_form) or sixteen (double_form/integer_form) bytes are read from memory starting at the address specified by the value in GR r_3 . The value read is treated as a contiguous pair of floating-point numbers for the single_form/double_form and as integer/Parallel FP data for the integer_form. Each number is converted into the floating-point register format. The value at the lowest address is placed in FR f_1 , and the value at the highest address is placed in FR f_2 . See Section 5.1, "Data Types and Formats" on page 1:85 for details on conversion to floating-point register format. The fldtype completer specifies special load operations, which are described in Table 2-36 on page 3:157.

For more details on speculative, advanced and check loads see Section 4.4.4, "Control Speculation" on page 1:60 and Section 4.4.5, "Data Speculation" on page 1:63.

For the non-speculative load types, if NaT bit associated with GR r_3 is 1, a Register NaT Consumption fault is taken. For speculative and speculative advanced loads, no fault is raised, and the exception is deferred.

In the base_update_form, the value in GR r_3 is added to an implied immediate value (equal to double the data size) and the result is placed back in GR r_3 . This base register update is done after the load, and does not affect the load address.

The value of the *ldhint* modifier specifies the locality of the memory access. The mnemonic values of *ldhint* are given in Table 2-34 on page 3:152. A prefetch hint is implied in the base update form. The address specified by the value in GR r_3 after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by *ldhint*. Prefetch and locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

In the no_base_update form, the value in GR r_3 is not modified and no prefetch hint is implied.

The PSR.mfl and PSR.mfh bits are updated to reflect the modification of FR f_1 and FR f_2 .

There is a restriction on the choice of target registers. Register specifiers f_1 and f_2 must specify one odd-numbered physical FR and one even-numbered physical FR. Specifying two odd or two even registers will cause an Illegal Operation fault to be raised. The restriction is on physical register numbers after register rotation. This means that if f_1 and f_2 both specify static registers or both specify rotating registers, then f_1 and f_2 must be odd/even or even/odd. If f_1 and f_2 specify one static and one rotating register, the restriction depends on CFM.rrb.fr. If CFM.rrb.fr is even, the restriction is the same; f_1 and f_2 must be odd/even or even/odd. If CFM.rrb.fr is odd, then f_1 and f_2 must be even/even or odd/odd. Specifying one static and one rotating register should only be done when CFM.rrb.fr will have a predictable value (such as 0).

```
Operation:
             if (PR[qp]) {
                size = single form ? 8 : 16;
                speculative = (fldtype == `s' || fldtype == `sa');
                advanced = (fldtype == `a' || fldtype == `sa');
                check clear = (fldtype == `c.clr');
                check no clear = (fldtype == `c.nc');
                check = check clear || check no clear;
                translate address = 1;
                read memory = 1;
                itype = READ;
                if (speculative) itype |= SPEC;
                if (advanced) itype |= ADVANCE;
                if (fp reg bank conflict(f1, f2))
                    illegal operation fault();
                if (base update form)
                    check target register (r_3);
                fp_check_target_register(f1);
                fp_check_target_register(f<sub>2</sub>);
                if (tmp isrcode = fp reg disabled(f_1, f_2, 0, 0))
                    disabled fp register fault(tmp isrcode, itype);
                if (!speculative && GR[r<sub>3</sub>].nat)
                                                                // fault on NaT address
                    register nat consumption fault(itype);
                defer = speculative && (GR[r<sub>3</sub>].nat || PSR.ed);// defer exception if spec
                if (check && alat cmp(FLOAT, f_1)) {
                    translate address = alat translate address on hit(fldtype, FLOAT, f1);
                    read memory = alat read memory on hit(fldtype, FLOAT, f<sub>1</sub>);
                }
                if (!translate address) {
                    if (check clear || advanced)
                                                         // remove any old ALAT entry
                        alat inval single entry (FLOAT, f<sub>1</sub>);
                } else {
                    if (!defer) {
                        paddr = tlb translate(GR[r<sub>3</sub>], size, itype, PSR.cpl, &mattr,
                                                  &defer);
                        spontaneous deferral (paddr, size, UM.be, mattr, UNORDERED,
                                                  ldhint, &defer);
                        if (!defer && read memory)
                            mem read pair(&f1 val, &f2 val, paddr, size, UM.be,
                                                 mattr, UNORDERED, ldhint);
                    if (check clear || advanced)
                                                                 // remove any old ALAT entry
                        alat inval single entry(FLOAT, f<sub>1</sub>);
                    if (speculative && defer) {
                       FR[f_1] = NATVAL;
                       FR[f_2] = NATVAL;
                    } else if (advanced && !speculative && defer) {
                        FR[f_1] = (integer form ? FP INT ZERO : FP ZERO);
```

```
FR[f<sub>2</sub>] = (integer_form ? FP_INT_ZERO : FP_ZERO);
                                                                  // execute load normally
                     } else {
                         FR[f<sub>1</sub>] = fp_mem_to_fr_format(f1_val, size/2, integer_form);
                         FR[f<sub>2</sub>] = fp_mem_to_fr_format(f2_val, size/2, integer_form);
                         if ((check no clear || advanced) && ma is speculative(mattr))
                                                                   // add entry to ALAT
                             alat write(fldtype, FLOAT, f1, paddr, size);
                     }
                 }
                 if (base update form) {
                                                                    // update base register
                     GR[r_3] = GR[r_3] + size;
                     GR[r_3].nat = GR[r_3].nat;
                     if (!GR[r_3].nat)
                         mem implicit_prefetch(GR[r<sub>3</sub>], ldhint, itype);
                 }
                 fp update psr(f_1);
                 fp update psr(f_2);
             }
Interruptions: Illegal Operation fault
                                                          Data Page Not Present fault
             Disabled Floating-point Register fault
                                                          Data NaT Page Consumption fault
                                                          Data Key Miss fault
             Register NaT Consumption fault
                                                          Data Key Permission fault
             Unimplemented Data Address fault
             Data Nested TLB fault
                                                          Data Access Rights fault
             Alternate Data TLB fault
                                                          Data Access Bit fault
             VHPT Data fault
                                                          Data Debug fault
             Data TLB fault
                                                          Unaligned Data Reference fault
```

Ifetch — Line Prefetch

Format:	(qp) lfetch. <i>lftype.lfhint</i> $[r_3]$	no_base_update_form	M18
	(qp) lfetch. <i>lftype.lfhint</i> $[r_3]$, r_2	reg_base_update_form	M20
	(qp) lfetch. <i>lftype.lfhint</i> $[r_3]$, <i>imm</i> ₀	imm base update form	M22
	(qp) lfetch. <i>lftype</i> .excl. <i>lfhint</i> [r ₃]	no_base_update_form, exclusive_form	M18
	(qp) lfetch. <i>lftype</i> .excl. <i>lfhint</i> $[r_3]$, r_2	reg_base_update_form, exclusive_form	M20
	(qp) lfetch. <i>lftype</i> .excl. <i>lfhint</i> $[r_3]$, <i>imm</i> ₉	imm_base_update_form, exclusive_form	M22

Description: The line containing the address specified by the value in GR r_3 is moved to the highest level of the data memory hierarchy. The value of the *lfhint* modifier specifies the locality of the memory access; see Section 4.4, "Memory Access Instructions" on page 1:57 for details. The mnemonic values of *lfhint* are given in Table 2-38.

The behavior of the memory read is also determined by the memory attribute associated with the accessed page. See Chapter 4, "Addressing and Protection" in Volume 2. Line size is implementation dependent but must be a power of two greater than or equal to 32 bytes. In the exclusive form, the cache line is allowed to be marked in an exclusive state. This qualifier is used when the program expects soon to modify a location in that line. If the memory attribute for the page containing the line is not cacheable, then no reference is made.

The completer, *Iftype*, specifies whether or not the instruction raises faults normally associated with a regular load. Table 2-37 defines these two options.

Table 2-37. Iftype Mnemonic Values

Iftype Mnemonic	Interpretation
none	No faults are raised
fault	Raise faults

In the base update forms, after being used to address memory, the value in GR r_3 is incremented by either the sign-extended value in imm_9 (in the imm_base_update_form) or the value in GR r_2 (in the reg_base_update_form). In the reg_base_update_form, if the NaT bit corresponding to GR r_2 is set, then the NaT bit corresponding to GR r_3 is set – no fault is raised.

In the reg_base_update_form and the imm_base_update_form, if the NaT bit corresponding to GR r_3 is clear, then the address specified by the value in GR r_3 after the post-increment acts as a hint to implicitly prefetch the indicated cache line. This implicit prefetch uses the locality hints specified by *lfhint*. The implicit prefetch does not affect program functionality, does not raise any faults, and may be ignored by the implementation.

In the no_base_update_form, the value in GR r_3 is not modified and no implicit prefetch hint is implied.

If the NaT bit corresponding to GR r_3 is set then the state of memory is not affected. In the reg_base_update_form and imm_base_update_form, the post increment of GR r_3 is performed and prefetch is hinted as described above.

lfetch instructions, like hardware prefetches, are not orderable operations, i.e., they have no order with respect to prior or subsequent memory operations.

Ifhint Mnemonic	Interpretation
none	Temporal locality, level 1
nt1	No temporal locality, level 1
nt2	No temporal locality, level 2
nta	No temporal locality, all levels

Table 2-38. Ifhint Mnemonic Value	Table 2-38.	. Ifhint Mnemo	onic Values
-----------------------------------	-------------	----------------	-------------

A faulting lfetch to an unimplemented address results in an Unimplemented Data Address fault. A non-faulting lfetch to an unimplemented address does not take the fault and will not issue a prefetch request, but, if specified, will perform a register post-increment.

Both the non-faulting and the faulting forms of lfetch can be used speculatively. The purpose of raising faults on the faulting form is to allow the operating system to resolve problems with the address to the extent that it can do so relatively quickly. If problems with the address cannot be resolved quickly, the OS simply returns to the program, and forces the data prefetch to be skipped over.

Specifically, if a faulting lfetch takes any of the listed faults (other than Illegal Operation fault), the operating system must handle this fault to the extent that it can do so relatively quickly and invisibly to the interrupted program. If the fault cannot be handled quickly or cannot be handled invisibly (e.g., if handling the fault would involve terminating the program), the OS must return to the interrupted program, skipping over the data prefetch. This can easily be done by setting the IPSR.ed bit to 1 before executing an rfi to go back to the process, which will allow the lfetch.fault to perform its base register post-increment (if specified), but will suppress any prefetch request and hence any prefetch-related fault. Note that the OS can easily identify that a faulting lfetch was the cause of the fault by observing that ISR.na is 1, and ISR.code{3:0} is 4. The one exception to this is the Illegal Operation fault, which can be caused by an lfetch.fault if base register post-increment is specified, and the base register is outside of the current stack frame, or is GR0. Since this one fault is not related to the prefetch aspect of lfetch.fault, but rather to the base update portion, Illegal Operation faults on lfetch.fault should be handled the same as for any other instruction.

```
Operation:
             if (PR[qp]) {
                 itype = READ | NON ACCESS;
                 itype |= (lftype == `fault') ? LFETCH FAULT : LFETCH;
                 if (reg base update form || imm base update form)
                    check target register (r_3);
                 if (lftype == 'fault') {
                                                      // faulting form
                    if (GR[r<sub>3</sub>].nat && !PSR.ed)
                                                      // fault on NaT address
                        register nat_consumption_fault(itype);
                 }
                 excl hint = (exclusive form) ? EXCLUSIVE : 0;
                 if (!GR[r_3].nat && !PSR.ed) {// faulting form already faulted if r_3 is nat
                    paddr = tlb_translate(GR[r<sub>3</sub>], 1, itype, PSR.cpl, &mattr, &defer);
                    if (!defer)
                        mem promote(paddr, mattr, lfhint | excl hint);
                 }
                 if (imm_base_update_form) {
                     GR[r_3] = GR[r_3] + sign_ext(imm_9, 9);
                    GR[r_3].nat = GR[r_3].nat;
                 } else if (reg base update form) {
                    GR[r_3] = GR[r_3] + GR[r_2];
                    GR[r_3].nat = GR[r_2].nat || GR[r_3].nat;
                 }
                 if ((reg_base_update_form || imm_base_update_form) && !GR[r_3].nat)
                    mem implicit prefetch(GR[r<sub>3</sub>], lfhint | excl hint, itype);
             }
Interruptions: Illegal Operation fault
                                                        Data Page Not Present fault
             Register NaT Consumption fault
                                                        Data NaT Page Consumption fault
             Unimplemented Data Address fault
                                                        Data Key Miss fault
                                                        Data Key Permission fault
             Data Nested TLB fault
                                                        Data Access Rights fault
             Alternate Data TLB fault
             VHPT Data fault
                                                        Data Access Bit fault
             Data TLB fault
                                                        Data Debug fault
```

loadrs – Load Register Stack

Format: loadrs

M25

Description: This instruction ensures that a specified number of bytes (registers values and/or NaT collections) below the current BSP have been loaded from the backing store into the stacked general registers. The loaded registers are placed into the dirty partition of the register stack. All other stacked general registers are marked as invalid, without being saved to the backing store.

The number of bytes to be loaded is specified in a sub-field of the RSC application register (RSC.loadrs). Backing store addresses are always 8-byte aligned, and therefore the low order 3 bits of the loadrs field (RSC.loadrs{2:0}) are ignored. This instruction can be used to invalidate all stacked registers outside the current frame, by setting RSC.loadrs to zero.

This instruction will fault with an Illegal Operation fault under any of the following conditions:

- the RSE is not in enforced lazy mode (RSC.mode is non-zero).
- CFM.sof and RSC.loadrs are both non-zero.
- an attempt is made to load up more registers than are available in the physical stacked register file.

This instruction must be the first instruction in an instruction group and must either be in instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0; otherwise, the results are undefined. This instruction cannot be predicated.

Operation:	<pre>if (AR[RSC].mode != 0) illegal_operation_fault();</pre>	
	<pre>if ((CFM.sof != 0) && (AR[RSC].loadrs != illegal_operation_fault();</pre>	= 0))
	<pre>rse_ensure_regs_loaded(AR[RSC].loadrs); AR[RNAT] = undefined();</pre>	<pre>// can raise faults listed below</pre>
Interruptions:	Illegal Operation fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault Data TLB fault Data Page Not Present fault	Data NaT Page Consumption fault Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Access Bit fault Data Debug fault

mf — Memory Fence

Format:	(<i>qp</i>) mf (<i>qp</i>) mf.a	ordering_form acceptance_form	M24 M24	
Description:	This instruction forces ordering between prior and subsequent memory accesses. The ordering_form ensures all prior data memory accesses are made visible prior to any subsequent data memory accesses being made visible. It does not ensure prior data memory references have been accepted by the external platform, nor that prior data memory references are visible.			
	The acceptance_form prevents any subsequent data memory accesses by the processor from initiating transactions to the external platform until:			
	 all prior loads to sequential pages have returned data, an all prior stores to sequential pages have been accepted by 		m.	
	The definition of "acceptance" is platform dependent. The acceptance_form is typicall- used to ensure the processor has "waited" until a memory-mapped I/O transaction ha been "accepted" before initiating additional external transactions. The acceptance_forr does not ensure ordering, or acceptance to memory areas other than sequential page			
Operation:	<pre>if (PR[qp]) { if (acceptance_form) acceptance_fence(); else // ordering_form ordering_fence(); }</pre>			
Interruptions:	None			

mix – Mix

12
12
12
12
12
12

Description: The data elements of GR r_2 and r_3 are mixed as shown in Figure 2-25, and the result placed in GR r_1 . The data elements in the source registers are grouped in pairs, and one element from each pair is selected for the result. In the left_form, the result is formed from the leftmost elements from each of the pairs. In the right_form, the result is formed from the rightmost elements. Elements are selected alternately from the two source registers.



Figure 2-25. Mix Examples

```
Operation:
            if (PR[qp]) {
                check_target_register(r_1);
                if (one_byte_form) {
                                                                     // one-byte elements
                    x[0] = GR[r_2] \{7:0\};
                                              y[0] = GR[r_3] \{7:0\};
                                              y[1] = GR[r_3] \{15:8\};
                    x[1] = GR[r_2] \{15:8\};
                    y[3] = GR[r_3] \{31:24\};
                    x[3] = GR[r_2] \{31:24\};
                    x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                    x[5] = GR[r_2] \{47:40\}; \quad y[5] = GR[r_3] \{47:40\};
                    x[6] = GR[r_2] \{55:48\}; y[6] = GR[r_3] \{55:48\};
                    x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                    if (left form)
                        GR[r_1] = concatenate8(x[7], y[7], x[5], y[5],
                                              x[3], y[3], x[1], y[1]);
                    else // right form
                        GR[r_1] = concatenate8(x[6], y[6], x[4], y[4],
                                              x[2], y[2], x[0], y[0]);
                } else if (two_byte_form) {
                                                                     // two-byte elements
                    x[0] = GR[r_2] \{15:0\}; y[0] = GR[r_3] \{15:0\};
                    x[1] = GR[r_2] \{31:16\};
                                            y[1] = GR[r_3] \{31:16\};
                    x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\};
                    x[3] = GR[r_2] \{63:48\}; \quad y[3] = GR[r_3] \{63:48\};
                    if (left form)
                        GR[r_1] = concatenate4(x[3], y[3], x[1], y[1]);
                    else // right form
                        GR[r_1] = concatenate4(x[2], y[2], x[0], y[0]);
                } else {
                                                                     // four-byte elements
                    x[0] = GR[r_2] \{31:0\};
                                            y[0] = GR[r_3] \{31:0\};
                    x[1] = GR[r_2] \{63:32\}; y[1] = GR[r_3] \{63:32\};
                    if (left form)
                        GR[r_1] = concatenate2(x[1], y[1]);
                    else // right form
                        GR[r_1] = concatenate2(x[0], y[0]);
                }
                GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

```
Interruptions: Illegal Operation fault
```
mov — Move Application Register

(qp)) mov $r_1 = ar_3$) mov $ar_3 = r_2$) mov $ar_3 = imm_8$	pseudo-op pseudo-op pseudo-op	
(<i>qp</i>)) mov.i $r_1 = ar_3$	i_form, from_form	128
(qp)) mov.i $ar_3 = r_2$	i_form, register_form, to_form	126
(qp)) mov.i <i>ar₃ = imm₈</i>	i_form, immediate_form, to_form	127
(qp)) mov.m <i>r</i> ₁ = <i>ar</i> ₃	m_form, from_form	M31
(qp)) mov.m $ar_3 = r_2$	m_form, register_form, to_form	M29
(qp)) mov.m <i>ar</i> ₃ = <i>imm</i> ₈	m_form, immediate_form, to_form	M30

Description: The source operand is copied to the destination register.

In the from_form, the application register specified by ar_3 is copied into GR r_1 and the corresponding NaT bit is cleared.

In the to_form, the value in GR r_2 (in the register_form), or the sign-extended value in imm_8 (in the immediate_form), is placed in AR ar_3 . In the register_form if the NaT bit corresponding to GR r_2 is set, then a Register NaT Consumption fault is raised.

Only a subset of the application registers can be accessed by each execution unit (M or I). Table 3-3 on page 1:28 indicates which application registers may be accessed from which execution unit type. An access to an application register from the wrong unit type causes an Illegal Operation fault.

This instruction has multiple forms with the pseudo operation eliminating the need for specifying the execution unit. Accesses of the ARs are always implicitly serialized. While implicitly serialized, read-after-write and write-after-write dependency violations must be avoided (e.g., setting CCV, followed by cmpxchg in the same instruction group, or simultaneous writes to the UNAT register by ld.fill and mov to UNAT).

```
if (PR[qp]) {
Operation:
                  tmp type = (i form ? AR I TYPE : AR M TYPE);
                  if (is reserved reg(tmp type, ar<sub>3</sub>))
                      illegal_operation_fault();
                  if (from form) {
                      check target register (r_1);
                      if (((ar<sub>3</sub> == BSPSTORE) || (ar<sub>3</sub> == RNAT)) && (AR[RSC].mode != 0))
                          illegal operation fault();
                      if ((ar<sub>3</sub> == ITC || ar<sub>3</sub> == RUC) && PSR.si && PSR.cpl != 0)
                          privileged register fault();
                      if ((ar<sub>3</sub> == ITC || ar<sub>3</sub> == RUC) && PSR.si && PSR.vm == 1)
                          virtualization fault();
                      GR[r_1] = (is ignored reg(ar_3)) ? 0 : AR[ar_3];
                      GR[r_1].nat = 0;
                                                                            // to form
                  } else {
                      tmp val = (register form) ? GR[r_2] : sign ext(imm<sub>8</sub>, 8);
                      if (is_read_only_reg(AR_TYPE, ar<sub>3</sub>) ||
                           (((ar<sub>3</sub> == BSPSTORE) || (ar<sub>3</sub> == RNAT)) && (AR[RSC].mode != 0)))
                          illegal operation fault();
                      if (register form && GR[r<sub>2</sub>].nat)
                          register nat consumption fault(0);
                      if (is reserved field(AR TYPE, ar3, tmp val))
                          reserved register field fault();
                      if ((is kernel reg(ar_3) || ar_3 == ITC || ar_3 == RUC) && (PSR.cpl != 0))
                          privileged register fault();
                      if ((ar<sub>3</sub> == ITC || ar<sub>3</sub> == RUC) && PSR.vm == 1)
                          virtualization fault();
                      if (!is ignored reg(ar<sub>3</sub>)) {
                          tmp val = ignored field_mask(AR_TYPE, ar<sub>3</sub>, tmp_val);
                          // check for illegal promotion
                          if (ar<sub>3</sub> == RSC && tmp val{3:2} u< PSR.cpl)
                               tmp val{3:2} = PSR.cpl;
                          AR[ar_3] = tmp val;
                          if (ar_3 == BSPSTORE) {
                               AR[BSP] = rse update internal stack pointers(tmp val);
                              AR[RNAT] = undefined();
                          }
                      }
                  }
              }
Interruptions: Illegal Operation fault
                                                             Privileged Register fault
              Register NaT Consumption fault
                                                             Virtualization fault
              Reserved Register/Field fault
```

mov – Move Branch Register

Format:	$(qp) \mod r_1 = b_2$	from_form	122
	$(qp) \mod b_1 = r_2$	pseudo-op	
	(qp) mov.mwh.ih $b_1 = r_2$, tag_{13}	to_form	121
	(qp) mov.ret.mwh.ih $b_1 = r_2$, tag_{13}	return_form, to_form	I21

Description: The source operand is copied to the destination register.

In the from_form, the branch register specified by b_2 is copied into GR r_1 . The NaT bit corresponding to GR r_1 is cleared.

In the to_form, the value in GR r_2 is copied into BR b_1 . If the NaT bit corresponding to GR r_2 is 1, then a Register NaT Consumption fault is taken.

A set of hints can also be provided when moving to a branch register. These hints are very similar to those provided on the brp instruction, and provide prediction information about a future branch which may use the value being moved into BR b_1 . The return_form is used to provide the hint that this value will be used in a return-type branch.

The values for the *mwh* whether hint completer are given in Table 2-39. For a description of the *ih* hint completer see the Branch Prediction instruction and Table 2-13 on page 3:32.

Table 2-39. Move to BR Whether Hints

mwh Completer	Move to BR Whether Hint
none	Ignore all hints
sptk	Static Taken
dptk	Dynamic

A pseudo-op is provided for copying a general register into a branch register when there is no hint information to be specified. This is encoded with a value of 0 for tag_{13} and values corresponding to *none* for the hint completers.

```
Operation: if (PR[qp]) {
    if (from_form) {
        check_target_register(r<sub>1</sub>);
        GR[r<sub>1</sub>] = BR[b<sub>2</sub>];
        GR[r<sub>1</sub>].nat = 0;
    } else { // to_form
        tmp_tag = IP + sign_ext((timm<sub>g</sub> << 4), 13);
        if (GR[r<sub>2</sub>].nat)
            register_nat_consumption_fault(0);
        BR[b<sub>1</sub>] = GR[r<sub>2</sub>];
        branch_predict(mwh, ih, return_form, GR[r<sub>2</sub>], tmp_tag);
    }
}
```

Interruptions: Illegal Operation fault

Register NaT Consumption fault

mov – Move Control Register

Format:	$(qp) \mod r_1 = cr_3$ $(qp) \mod cr_3 = r_2$	from_form to_form	M33 M32
Description:	The source operand is copied to the destination register.		
	For the from_form, the control register specified by cr_3 is read and the GR r_1 .	e value copiec	l into
	For the to_form, GR r_2 is read and the value copied into CR cr_3 .		
	Control registers can only be accessed at the most privileged level, ar 0. Reading or writing an interruption control register (CR16-CR27), w is one, will result in an Illegal Operation fault.		
Operation:	<pre>if (PR[qp]) { if (is_reserved_reg(CR_TYPE, cr_3) to_form && is_read_only_reg(CR_TYPE, cr_3) PSR.ic && is_interruption_cr(cr_3)) { illegal_operation_fault(); } if (from_form) check_target_register(r_1); if (PSR.cpl != 0) privileged_operation_fault(0); if (from_form) { if (Form_form) { if (PSR.vm == 1) virtualization_fault(); if (cr_3 == IVR) check_interrupt_request(); if (cr_3 == ITIR) GR[r_1] = impl_itir_cwi_mask(CR[ITIR]); else GR[r_1] = CR[cr_3]; GR[r_1].nat = 0; } else { // to_form if (GR[r_2].nat)) } } } } </pre>		
	<pre>register_nat_consumption_fault(0); if (is_reserved_field(CR_TYPE, cr₃, GR[r₂])) reserved_register_field_fault();</pre>		
	<pre>if ((cr₃ == IFA) && impl_check_mov_ifa() && unimplemented_virtual_address(GR[r₂], PSR.vm)) unimplemented_data_address_fault(0); if (PSR.vm == 1)</pre>		
	<pre>if (FSK.Vm == 1) virtualization_fault(); if (cr₃ == EOI) end_of_interrupt();</pre>		
	<pre>tmp_val = ignored_field_mask(CR_TYPE, cr₃, GR[r₂]); CR[cr₃] = tmp_val; if (cr₃ == IIPA)</pre>		

```
last_IP = tmp_val;
}
```

Interruptions: Illegal Operation fault Privileged Operation fault Register NaT Consumption fault Reserved Register/Field fault Unimplemented Data Address fault Virtualization fault

Serialization: Reads of control registers reflect the results of all prior instruction groups and interruptions.

In general, writes to control registers do not immediately affect subsequent instructions. Software must issue a serialize operation before a dependent instruction uses a modified resource.

Control register writes are not implicitly synchronized with a corresponding control register read and requires data serialization.

mov — Move Floating-point Register

Format: $(qp) \mod f_1 = f_3$ pseudo-op of: $(qp) \mod f_1 = f_3, f_3$ Description:The value of FR f_3 is copied to FR f_1 .

Operation: See "fmerge - Floating-point Merge" on page 3:80.

mov – Move General Register

Format:	$(qp) \mod r_1 = r_3$		
Description:	The value of GR r_3 is copied to GR r_1 .		
Operation:	See "add - Add" on page 3:14.		

pseudo-op of: (qp) adds $r_1 = 0, r_3$

mov – Move Immediate

Format:	$(qp) \mod r_1 = imm_{22}$	pseudo-op of: (qp) addl $r_1 = imm_{22}$, r0
Description:	The immediate value, imm_{22} , is sign extended	ed to 64 bits and placed in GR r_1 .
Operation:	See "add - Add" on page 3:14.	

mov – Move Indirect Register

Format:	$(qp) \mod r_1 = ireg[r_3]$	from_form	M43
	$(qp) \mod ireg[r_3] = r_2$	to_form	M42

Description: The source operand is copied to the destination register.

For move from indirect register, GR r_3 is read and the value used as an index into the register file specified by *ireg* (see Table 2-40 below). The indexed register is read and its value is copied into GR r_1 .

For move to indirect register, GR r_3 is read and the value used as an index into the register file specified by *ireg*. GR r_2 is read and its value copied into the indexed register.

ireg	Register File
cpuid	Processor Identification Register
dbr	Data Breakpoint Register
ibr	Instruction Breakpoint Register
pkr	Protection Key Register
pmc	Performance Monitor Configuration Register
pmd	Performance Monitor Data Register
rr	Region Register

Table 2-40. Indirect Register File Mnemonics

For all register files other than the region registers, bits $\{7:0\}$ of GR r_3 are used as the index. For region registers, bits $\{63:61\}$ are used. The remainder of the bits are ignored.

Instruction and data breakpoint, performance monitor configuration, protection key, and region registers can only be accessed at the most privileged level. Performance monitor data registers can only be written at the most privileged level.

The CPU identification registers can only be read. There is no to_form of this instruction.

For move to protection key register, the processor ensures uniqueness of protection keys by checking new valid protection keys against all protection key registers. If any matching keys are found, duplicate protection keys are invalidated.

Apart from the PMC and PMD register files, access of a non-existent register results in a Reserved Register/Field fault. All accesses to the implementation-dependent portion of PMC and PMD register files result in implementation dependent behavior but do not fault.

Modifying a region register or a protection key register which is being used to translate:

- the executing instruction stream when PSR.it == 1, or
- the data space for an eager RSE reference when PSR.rt == 1

is an undefined operation.

```
Operation: if (PR[qp]) {
    if (ireg == RR_TYPE)
        tmp_index = GR[r<sub>3</sub>]{63:61};
    else // all other register types
        tmp_index = GR[r<sub>3</sub>]{7:0};
```

```
if (from form) {
   check target register (r_1);
   if (PSR.cpl != 0 && !(ireg == PMD TYPE || ireg == CPUID TYPE))
       privileged operation fault(0);
   if (GR[r_3].nat)
       register nat consumption fault(0);
   if (is reserved reg(ireg, tmp index))
       reserved register field fault();
   if (PSR.vm == 1 && ireg != PMD TYPE)
       virtualization fault();
   if (ireq == PMD TYPE) {
        if ((PSR.cpl != 0) && ((PSR.sp == 1) ||
             (tmp index > 3 \&\&
            tmp index <= IMPL MAXGENERIC PMCPMD &&</pre>
            PMC[tmp index].pm == 1)))
           GR[r_1] = 0;
       else
           GR[r_1] = pmd read(tmp index);
   } else
        switch (ireg) {
           case CPUID TYPE: GR[r_1] = CPUID[tmp index]; break;
           case DBR TYPE: GR[r<sub>1</sub>] = DBR[tmp_index]; break;
           case IBR_TYPE: GR[r<sub>1</sub>] = IBR[tmp_index]; break;
           case PKR_TYPE: GR[r<sub>1</sub>] = PKR[tmp_index]; break;
           case PMC_TYPE: GR[r<sub>1</sub>] = pmc_read(tmp_index); break;
case RR_TYPE: GR[r<sub>1</sub>] = RR[tmp_index]; break;
       }
   GR[r_1].nat = 0;
} else { // to_form
   if (PSR.cpl != 0)
       privileged operation fault(0);
   if (GR[r_2].nat || GR[r_3].nat)
       register nat consumption fault(0);
   if (is reserved reg(ireg, tmp index)
       || ireg == CPUID TYPE
       || is reserved field(ireg, tmp index, GR[r<sub>2</sub>]))
       reserved register field fault();
   if (PSR.vm == 1)
       virtualization fault();
   if (ireg == PKR TYPE && GR[r_2]{0} == 1) { // writing valid prot key
       if ((tmp slot = tlb search pkr(GR[r_2] {31:8})) != NOT FOUND)
           PKR[tmp slot].v = 0; // clear valid bit of matching key reg
   }
   tmp val = ignored field mask(ireg, tmp index, GR[r<sub>2</sub>]);
   switch (ireg) {
       case DBR TYPE: DBR[tmp index] = tmp val; break;
       case IBR TYPE: IBR[tmp_index] = tmp_val; break;
       case PKR_TYPE: PKR[tmp_index] = tmp_val; break;
case PMC_TYPE: pmc_write(tmp_index, tmp_val); break;
```

```
case PMD_TYPE: pmd_write(tmp_index, tmp_val); break;
case RR_TYPE: RR[tmp_index] = tmp_val; break;
}
Interruptions: Illegal Operation fault
Privileged Operation fault
Register NaT Consumption fault
```

Serialization: For move to data breakpoint registers, software must issue a data serialize operation before issuing a memory reference dependent on the modified register.

For move to instruction breakpoint registers, software must issue an instruction serialize operation before fetching an instruction dependent on the modified register.

For move to protection key, region, performance monitor configuration, and performance monitor data registers, software must issue an instruction or data serialize operation to ensure the changes are observed before issuing any dependent instruction.

To obtain improved accuracy, software can issue an instruction or data serialize operation before reading the performance monitors.

mov – Move Instruction Pointer

Format: $(qp) \mod r_1 = ip$ 125Description:The Instruction Pointer (IP) for the bundle containing this instruction is copied into GR
 r_1 .Operation:if (PR[qp]) {

check_target_register(r₁);
GR[r₁] = IP;
GR[r₁].nat = 0;
}

mov – Move Predicates

Format:	$(qp) \mod r_1 = pr$	from_form	125
	(qp) mov pr = r_2 , mask ₁₇	to_form	123
	(<i>qp</i>) mov pr.rot = <i>imm</i> ₄₄	to_rotate_form	124

Description: The source operand is copied to the destination register.

For moving the predicates to a GR, PR i is copied to bit position i within GR r_1 .

For moving to the predicates, the source can either be a general register, or an immediate value. In the to_form, the source operand is GR r_2 and only those predicates specified by the immediate value $mask_{17}$ are written. The value $mask_{17}$ is encoded in the instruction in an imm_{16} field such that: $imm_{16} = mask_{17} >> 1$. Predicate register 0 is always one. The $mask_{17}$ value is sign extended. The most significant bit of $mask_{17}$, therefore, is the mask bit for all of the rotating predicates. If there is a deferred exception for GR r_2 (the NaT bit is 1), a Register NaT Consumption fault is taken.

In the to_rotate_form, only the 48 rotating predicates can be written. The source operand is taken from the imm_{44} operand (which is encoded in the instruction in an imm_{28} field, such that: $imm_{28} = imm_{44} >> 16$). The low 16-bits correspond to the static predicates. The immediate is sign extended to set the top 21 predicates. Bit position i in the source operand is copied to PR i.

This instruction operates as if the predicate rotation base in the Current Frame Marker (CFM.rrb.pr) were zero.

```
Operation:
            if (PR[qp]) {
                if (from form) {
                    check_target_register(r_1);
                                                            // PR[0] is always 1
                    GR[r_1] = 1;
                    for (i = 1; i <= 63; i++) {
                       GR[r_1]{i} = PR[pr phys to virt(i)];
                    }
                    GR[r_1].nat = 0;
                } else if (to form) {
                    if (GR[r_2].nat)
                        register_nat_consumption_fault(0);
                    tmp src = sign ext(mask_{17}, 17);
                    for (i = 1; i <= 63; i++) {
                        if (tmp_src{i})
                           PR[pr_phys_to_virt(i)] = GR[r_2]{i};
                    }
                } else { // to_rotate_form
                    tmp src = sign ext(imm_{44}, 44);
                    for (i = 16; i <= 63; i++) {
                        PR[pr_phys_to_virt(i)] = tmp_src{i};
                    }
                }
             }
```

Interruptions: Illegal Operation fault

Register NaT Consumption fault

mov – Move Processor Status Register

Format:	$(qp) \mod r_1 = psr$	from_form	M36
	$(qp) \text{ mov } psr.l = r_2$	to_form	M35

Description: The source operand is copied to the destination register. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.

For move from processor status register, PSR bits $\{36:35\}$ and $\{31:0\}$ are read, and copied into GR r_1 . All other bits of the PSR read as zero.

For move to processor status register, GR r_2 is read, bits {31:0} copied into PSR{31:0} and bits {63:32} are ignored. Bits {31:0} of GR r_2 corresponding to reserved fields of the PSR must be 0 or a Reserved Register/Field fault will result. An implementation may also raise Reserved Register/Field fault if bits {63:32} in GR r_2 corresponding to reserved fields of the PSR are non-zero.

Moves to and from the PSR can only be performed at the most privileged level, and when PSR.vm is 0.

The contents of the interruption resources (that are overwritten when the PSR.ic bit is 1) are undefined if an interruption occurs between the enabling of the PSR.ic bit and a subsequent instruction serialize operation.

```
Operation:
             if (PR[qp]) {
                if (from form)
                    check target register (r_1);
                if (PSR.cpl != 0)
                    privileged operation fault(0);
                if (from form) {
                    if (PSR.vm == 1)
                        virtualization fault();
                    tmp_val = zero_ext(PSR{31:0}, 32); // read lower 32 bits
                    tmp val |= PSR{36:35} << 35;
                                                            // read mc and it bits
                                                             // other bits read as zero
                    GR[r_1] = tmp_val;
                    GR[r_1].nat = 0;
                } else {
                                   // to form
                    if (GR[r_2].nat)
                        register nat consumption fault(0);
                    if (is reserved field(PSR TYPE, PSR MOVPART, GR[r<sub>2</sub>]))
                        reserved register field fault();
                    if (PSR.vm == 1)
                        virtualization fault();
                    PSR{31:0} = GR[r_2]{31:0};
                }
             }
Interruptions: Illegal Operation fault
                                                       Reserved Register/Field fault
                                                       Virtualization fault
             Privileged Operation fault
             Register NaT Consumption fault
            Software must issue an instruction or data serialize operation before issuing
Serialization:
```

instructions dependent upon the altered PSR bits. Unlike with the rsm instruction, the PSR.i bit is not treated specially when cleared.

mov – Move User Mask

Format:	$(qp) \mod r_1 = psr.um$ $(qp) \mod psr.um = r_2$	from_form to_form	M36 M35
Description:	The source operand is copied to the destination register.		
	For move from user mask, PSR{5:0} is read, zero-extend, and copie	ed into GR r ₁ .	
	For move to user mask, PSR $\{5:0\}$ is written by bits $\{5:0\}$ of GR r_2 . F modified if the secure performance monitor bit (PSR.sp) is zero. Oth not modified.	-	-
	Writing a non-zero value into any other parts of the PSR results in a Register/Field fault.	Reserved	
Operation:	<pre>if (PR[qp]) { if (from_form) { check_target_register(r₁); GR[r₁] = zero_ext(PSR{5:0}, 6); GR[r₁].nat = 0; } else { // to_for if (GR[r₂].nat) register_nat_consumption_fault(0); if (is_reserved_field(PSR_TYPE, PSR_UM, GR[r₂])) reserved_register_field_fault();</pre>	orm	
	$PSR\{1:0\} = GR[r_2]\{1:0\};$		
	<pre>if (PSR.sp == 0) // unsecured perf monitor PSR{2} = GR[r₂]{2};</pre>		
	<pre>PSR{5:3} = GR[r₂]{5:3}; }</pre>		
Interruptions:	Illegal Operation fault Reserved Register/Fiel Register NaT Consumption fault	d fault	

Serialization: All user mask modifications are observed by the next instruction group.

movl — Move Long Immediate

Format: $(qp) \mod r_1 = imm_{64}$ X2Description:The immediate value imm_{64} is copied to GR r_1 . The L slot of the bundle contains 41 bits of imm_{64} .

Operation: if (PR[qp]) {
 check_target_register(r₁);
 GR[r₁] = imm₆₄;
 GR[r₁].nat = 0;
}

mpy4 – Unsigned Integer Multiply

```
Format: (qp) mpy4 r_1 = r_2, r_3
```

Description: The lower 32 bits of each of the two source operands are treated as unsigned values and are multiplied, and the result is placed in GR r_1 . The upper 32 bits of each of the source operands are ignored.

```
Operation: if (PR[qp]) {
    if (!instruction_implemented(mpy4))
        illegal_operation_fault();
        check_target_register(r<sub>1</sub>);
        GR[r<sub>1</sub>] = zero_ext(GR[r<sub>2</sub>], 32) * zero_ext(GR[r<sub>3</sub>], 32);
        GR[r<sub>1</sub>].nat = GR[r<sub>2</sub>].nat || GR[r<sub>3</sub>].nat;
    }
```

mpyshl4 — Unsigned Integer Shift Left and Multiply

Format:	(qp) mpyshl4 r_1 =	$= r_2, r_3$	12		
Description:	The upper 32 bits of GR r_2 and the lower 32 bits of GR r_3 are treated as unsigned values and are multiplied. The result of the multiplication is shifted left 32 bits, with the vacated bit positions filled with zeroes, and the result is placed in GR r_1 . The lower 32 bits of GR r_2 and the upper 32 bits of GR r_3 are ignored.				
	This instruction 64-bit result (r _c	n can be used to perform a 64-bit integer multiply operation producin r_c = $r_a * r_b$):	g a		
Operation	mpyshl4 r2 mpyshl4 r3 add r3 add r6	$r_1 = r_a, r_b;;$ //partial product low 32 bits * low 32 bits $r_2 = r_a, r_b;;$ //partial product high 32 bits * low 32 bits $r_3 = r_b, r_a$ //partial product low 32 bits * high 32 bits $r_1 = r_1, r_2;;$ //partial sum $r_c = r_1, r_3$ //final sum			
Operation:	<pre>if (PR[qp]) { if (!instruction_implemented(MPYSHL4)) illegal_operation_fault(); check_target_register(r₁);</pre>				
	<pre>GR[r₁] = (zero_ext((GR[r₂] >> 32), 32) * zero_ext(GR[r₃], 32)) << 32; GR[r₁].nat = GR[r₂].nat GR[r₃].nat;</pre>				
Interruptions:	Illegal Operation	on fault			

mux – Mux

Format:	(qp) mux1 $r_1 = r_2$, mbtype ₄	one_byte_form	13
	$(qp) mux2 r_1 = r_2, mhtype_8$	two_byte_form	14

Description: A permutation is performed on the packed elements in a single source register, GR r_2 , and the result is placed in GR r_1 . For 8-bit elements, only some of all possible permutations can be specified. The five possible permutations are given in Table 2-41 and shown in Figure 2-26.

Table 2-41. Mux Permutations for 8-bit Elements

mbtype ₄	Function
@rev	Reverse the order of the bytes
@mix	Perform a Mix operation on the two halves of GR r_2
@shuf	Perform a Shuffle operation on the two halves of GR r_2
@alt	Perform an Alternate operation on the two halves of GR r_2
@brcst	Perform a Broadcast operation on the least significand byte of GR r_2



Figure 2-26. Mux1 Operation (8-bit elements)

For 16-bit elements, all possible permutations, with and without repetitions can be specified. They are expressed with an 8-bit *mhtype*⁸ field, which encodes the indices of the four 16-bit data elements. The indexed 16-bit elements of GR r_2 are copied to corresponding 16-bit positions in the target register GR r_1 . The indices are encoded in little-endian order. (The 8 bits of *mhtype*₈[7:0] are grouped in pairs of bits and named *mhtype*₈[3], *mhtype*₈[2], *mhtype*₈[1], *mhtype*₈[0] in the Operation section).





```
Operation:
             if (PR[qp]) {
                check_target_register(r_1);
                 if (one_byte_form) {
                    x[0] = GR[r_2] \{7:0\};
                    x[1] = GR[r_2] \{15:8\};
                    x[2] = GR[r_2]{23:16};
                    x[3] = GR[r_2]{31:24};
                    x[4] = GR[r_2] \{39:32\};
                    x[5] = GR[r_2] \{47:40\};
                    x[6] = GR[r_2] \{55:48\};
                    x[7] = GR[r_2] \{63:56\};
                    switch (mbtype) {
                        case '@rev':
                            GR[r_1] = concatenate8(x[0], x[1], x[2], x[3],
                                                  x[4], x[5], x[6], x[7]);
                            break;
                        case '@mix':
                            GR[r_1] = concatenate8(x[7], x[3], x[5], x[1],
                                                  x[6], x[2], x[4], x[0]);
                            break;
                        case `@shuf':
                            GR[r_1] = concatenate8(x[7], x[3], x[6], x[2],
                                                  x[5], x[1], x[4], x[0]);
                            break;
                        case '@alt':
                            GR[r_1] = concatenate8(x[7], x[5], x[3], x[1],
                                                  x[6], x[4], x[2], x[0]);
                            break;
                        case '@brcst':
                            GR[r_1] = concatenate8(x[0], x[0], x[0], x[0])
                                                  x[0], x[0], x[0], x[0]);
                            break;
                    }
                 } else {
                                                                     // two_byte_form
                    x[0] = GR[r_2] \{15:0\};
                    x[1] = GR[r_2]{31:16};
                    x[2] = GR[r_2] \{47:32\};
                    x[3] = GR[r_2] \{63:48\};
                    res[0] = x[mhtype8{1:0}];
                    res[1] = x[mhtype8{3:2}];
                    res[2] = x[mhtype8{5:4}];
                    res[3] = x[mhtype8{7:6}];
                    GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                }
                GR[r_1].nat = GR[r_2].nat;
             }
```

```
Interruptions: Illegal Operation fault
```

nop – No Operation

Format:	(qp) nop imm ₂₁	pseudo-op	
	(qp) nop.i <i>imm₂₁</i>	i_unit_form	I18
	(qp) nop.b imm ₂₁	b_unit_form	B9
	(<i>qp</i>) nop.m <i>imm</i> ₂₁	m_unit_form	M48
	(qp) nop.f imm ₂₁	f_unit_form	F16
	(qp) nop.x imm ₆₂	x_unit_form	X5

Description: No operation is done.

The immediate, imm_{21} or imm_{62} , can be used by software as a marker in program code. It is ignored by hardware.

For the x_unit_form, the L slot of the bundle contains the upper 41 bits of *imm*₆₂.

A $\tt nop.i$ instruction may be encoded in an MLI-template bundle, in which case the L slot of the bundle is ignored.

This instruction has five forms, each of which can be executed only on a particular execution unit type. The pseudo-op can be used if the unit type to execute on is unimportant.

```
Operation: if (PR[qp]) {
    ; // no operation
}
```

Interruptions: None

or – Logical Or

Format:	(qp) or $r_1 = r_2, r_3$	register_form	A1
	(qp) or $r_1 = imm_8, r_3$	imm8_form	A3

Description: The two source operands are logically ORed and the result placed in GR r_1 . In the register form the first operand is GR r_2 ; in the immediate form the first operand is taken from the *imm₈* encoding field.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    tmp_src = (register_form ? GR[r<sub>2</sub>] : sign_ext(imm<sub>8</sub>, 8));
    tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
    GR[r<sub>1</sub>] = tmp_src | GR[r<sub>3</sub>];
    GR[r<sub>1</sub>].nat = tmp_nat || GR[r<sub>3</sub>].nat;
}
```

pack – Pack

Format:	(qp) pack2.sss $r_1 = r_2, r_3$	two_byte_form, signed_saturation_form	12
	(qp) pack2.uss $r_1 = r_2, r_3$	two_byte_form, unsigned_saturation_form	12
	(<i>qp</i>) pack4.sss $r_1 = r_2, r_3$	four_byte_form, signed_saturation_form	12

Description: 32-bit or 16-bit elements from GR r_2 and GR r_3 are converted into 16-bit or 8-bit elements respectively, and the results are placed GR r_1 . The source elements are treated as signed values. If a source element cannot be represented in the result element, then saturation clipping is performed. The saturation can either be signed or unsigned. If an element is larger than the upper limit value, the result is the upper limit value. If it is smaller than the lower limit value, the result is the lower limit value. The saturation limits are given in Table 2-42.

Table 2-42.Pack Saturation Limits

Size	Source Element Width	Result Element Width	Saturation	Upper Limit	Lower Limit
2	16 bit	8 bit	signed	0x7f	0x80
2	16 bit	8 bit	unsigned	0xff	0x00
4	32 bit	16 bit	signed	0x7fff	0x8000



Figure 2-28. Pack Operation

```
Operation:
             if (PR[qp]) {
                check_target_register(r_1);
                if (two_byte_form) {
                    if (signed saturation form) {
                        max = sign ext(0x7f, 8);
                        min = sign ext(0x80, 8);
                    } else {
                                                                 // unsigned saturation form
                       max = 0xff;
                       min = 0x00;
                    }
                    temp[0] = sign ext(GR[r_2]{15:0}, 16);
                    temp[1] = sign ext(GR[r_2]{31:16}, 16);
                    temp[2] = sign ext(GR[r_2] {47:32}, 16);
                    temp[3] = sign ext(GR[r_2] {63:48}, 16);
                    temp[4] = sign_ext(GR[r_3]{15:0}, 16);
                    temp[5] = sign ext(GR[r_3] {31:16}, 16);
                    temp[6] = sign ext(GR[r_3] {47:32}, 16);
                    temp[7] = sign ext(GR[r_3] \{ 63: 48 \}, 16);
                    for (i = 0; i < 8; i++) {
                        if (temp[i] > max)
                           temp[i] = max;
                        if (temp[i] < min)</pre>
                           temp[i] = min;
                    }
                    GR[r_1] = concatenate8(temp[7], temp[6], temp[5], temp[4],
                                           temp[3], temp[2], temp[1], temp[0]);
                } else {
                                                                 // four byte form
                    max = sign_ext(0x7fff, 16);
                                                                 // signed saturation form
                    min = sign_ext(0x8000, 16);
                    temp[0] = sign ext(GR[r_2]{31:0}, 32);
                    temp[1] = sign ext(GR[r_2] {63:32}, 32);
                    temp[2] = sign ext(GR[r_3]{31:0}, 32);
                    temp[3] = sign ext(GR[r_3] \{ 63:32 \}, 32);
                    for (i = 0; i < 4; i++) {
                        if (temp[i] > max)
                           temp[i] = max;
                        if (temp[i] < min)</pre>
                           temp[i] = min;
                    }
                    GR[r_1] = concatenate4(temp[3], temp[2], temp[1], temp[0]);
                }
                GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

padd – Parallel Add

Format:	(<i>qp</i>) padd1 $r_1 = r_2, r_3$ (<i>qp</i>) padd1.sss $r_1 = r_2, r_3$ (<i>qp</i>) padd1.uus $r_1 = r_2, r_3$ (<i>qp</i>) padd1.uuu $r_1 = r_2, r_3$ (<i>qp</i>) padd2 $r_1 = r_2, r_3$ (<i>qp</i>) padd2.sss $r_1 = r_2, r_3$ (<i>qp</i>) padd2.uus $r_1 = r_2, r_3$ (<i>qp</i>) padd2.uus $r_1 = r_2, r_3$	one_byte_form, modulo_form one_byte_form, sss_saturation_form one_byte_form, uus_saturation_form one_byte_form, uuu_saturation_form two_byte_form, sss_saturation_form two_byte_form, uus_saturation_form	A9 A9 A9 A9 A9 A9 A9
	(<i>qp</i>) padd2.uus $r_1 = r_2, r_3$	two_byte_form, uus_saturation_form	A9
	(<i>qp</i>) padd2.uuu $r_1 = r_2, r_3$	two_byte_form, uuu_saturation_form	A9
	(<i>qp</i>) padd4 $r_1 = r_2, r_3$	four_byte_form, modulo_form	A9

Description: The sets of elements from the two source operands are added, and the results placed in $GR r_1$.

If a sum of two elements cannot be represented in the result element and a saturation completer is specified, then saturation clipping is performed. The saturation can either be signed or unsigned, as given in Table 2-43. If the sum of two elements is larger than the upper limit value, the result is the upper limit value. If it is smaller than the lower limit value, the result is the lower limit value. The saturation limits are given in Table 2-44.

Table 2-43. Parallel Add Saturation Completers

Completer	Result r ₁ treated as	Source r ₂ treated as	Source r ₃ treated as
SSS	signed	signed	signed
uus	unsigned	unsigned	signed
uuu	unsigned	unsigned	unsigned

Table 2-44. Parallel Add Saturation Limits

Size	Element Width	Result r ₁ Signed		Result r ₁ Unsigned	
		Upper Limit	Lower Limit	Upper Limit	Lower Limit
1	8 bit	0x7f	0x80	0xff	0x00
2	16 bit	0x7fff	0x8000	0xffff	0x0000

Figure 2-29. Parallel Add Examples



```
Operation:
            if (PR[qp]) {
                check target register (r_1);
                if (one_byte_form) {
                                                                   // one-byte elements
                   x[0] = GR[r_2] \{7:0\};
                                             y[0] = GR[r_3] \{7:0\};
                   x[1] = GR[r_2] \{15:8\};
                                             y[1] = GR[r_3] \{15:8\};
                   x[2] = GR[r_2] \{23:16\};
                                            y[2] = GR[r_3] \{23:16\};
                   x[3] = GR[r_2] \{31:24\};
                                           y[3] = GR[r_3] \{31:24\};
                   x[4] = GR[r_2]{39:32};
                                           y[4] = GR[r_3]{39:32};
                   x[5] = GR[r_2] \{47:40\}; \quad y[5] = GR[r_3] \{47:40\};
                   x[6] = GR[r_2] \{55:48\}; \quad y[6] = GR[r_3] \{55:48\};
                   x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                   if (sss saturation form) {
                       max = sign ext(0x7f, 8);
                       min = sign_ext(0x80, 8);
                       for (i = 0; i < 8; i++) {
                           temp[i] = sign ext(x[i], 8) + sign ext(y[i], 8);
                       }
                    } else if (uus_saturation_form) {
                       max = 0xff;
                       min = 0x00;
                       for (i = 0; i < 8; i++) {
                           temp[i] = zero ext(x[i], 8) + sign ext(y[i], 8);
                       }
                    } else if (uuu saturation form) {
                       max = 0xff;
                       min = 0x00;
                       for (i = 0; i < 8; i++) {
                          temp[i] = zero ext(x[i], 8) + zero ext(y[i], 8);
                       }
                    } else {
                                                                   // modulo form
                       for (i = 0; i < 8; i++) {
                          temp[i] = zero ext(x[i], 8) + zero ext(y[i], 8);
                       }
                    }
                    if (sss saturation form || uus saturation form ||
                       uuu saturation form) {
                       for (i = 0; i < 8; i++) {
                           if (temp[i] > max)
                              temp[i] = max;
                           if (temp[i] < min)</pre>
                              temp[i] = min;
                       }
                    }
                    GR[r_1] = concatenate8(temp[7], temp[6], temp[5], temp[4],
                                           temp[3], temp[2], temp[1], temp[0]);
                } else if (two byte form) {
                                                                   // 2-byte elements
```

```
x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\};
   x[3] = GR[r_2] \{63:48\}; \quad y[3] = GR[r_3] \{63:48\};
   if (sss saturation form) {
       max = sign ext(0x7fff, 16);
       min = sign ext(0x8000, 16);
       for (i = 0; i < 4; i++) {
          temp[i] = sign_ext(x[i], 16) + sign_ext(y[i], 16);
       }
   } else if (uus saturation form) {
       max = 0xffff;
       min = 0x0000;
       for (i = 0; i < 4; i++) {
          temp[i] = zero_ext(x[i], 16) + sign_ext(y[i], 16);
       }
   } else if (uuu saturation form) {
       max = 0xffff;
       min = 0x0000;
       for (i = 0; i < 4; i++) {
          temp[i] = zero ext(x[i], 16) + zero ext(y[i], 16);
       }
   } else {
                                                   // modulo form
       for (i = 0; i < 4; i++) {
          temp[i] = zero_ext(x[i], 16) + zero_ext(y[i], 16);
       }
   }
   if (sss saturation form || uus saturation form ||
       uuu saturation form) {
       for (i = 0; i < 4; i++) {
          if (temp[i] > max)
              temp[i] = max;
           if (temp[i] < min)</pre>
              temp[i] = min;
       }
   }
   GR[r_1] = concatenate4(temp[3], temp[2], temp[1], temp[0]);
                                                    // four-byte elements
} else {
   x[0] = GR[r_2] \{31:0\}; y[0] = GR[r_3] \{31:0\};
   x[1] = GR[r_2] \{63:32\}; \quad y[1] = GR[r_3] \{63:32\};
   for (i = 0; i < 2; i++) {
                                                   // modulo form
       temp[i] = zero ext(x[i], 32) + zero ext(y[i], 32);
   }
   GR[r_1] = concatenate2(temp[1], temp[0]);
}
GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
```

}

padd

pavg - Parallel Average

Format:	(qp) pavg1 $r_1 = r_2, r_3$	normal_form, one_byte_form	A9
	(qp) pavg1.raz $r_1 = r_2, r_3$	raz_form, one_byte_form	A9
	(qp) pavg2 $r_1 = r_2, r_3$	normal_form, two_byte_form	A9
	(qp) pavg2.raz $r_1 = r_2, r_3$	raz_form, two_byte_form	A9

Description: The unsigned data elements of GR r_2 are added to the unsigned data elements of GR r_3 . The results of the add are then each independently shifted to the right by one bit position. The high-order bits of each element are filled with the carry bits of the sums. To prevent cumulative round-off errors, an averaging is performed. The unsigned results are placed in GR r_1 .

The averaging operation works as follows. In the normal_form, the low-order bit of each result is set to 1 if at least one of the two least significant bits of the corresponding sum is 1. In the raz_form, the average rounds away from zero by adding 1 to each of the sums.



Figure 2-30. Parallel Average Example



Figure 2-31. Parallel Average with Round Away from Zero Example

```
Operation:
             if (PR[qp]) {
                check target register (r_1);
                if (one_byte_form) {
                    x[0] = GR[r_2] \{7:0\};
                                              y[0] = GR[r_3] \{7:0\};
                    x[1] = GR[r_2]{15:8};
                                              y[1] = GR[r_3] \{15:8\};
                                            y[2] = GR[r_3]{23:16};
                    x[2] = GR[r_2] \{23:16\};
                                            y[3] = GR[r_3] \{31:24\};
                    x[3] = GR[r_2] \{31:24\};
                    x[4] = GR[r_2]{39:32};
                                            y[4] = GR[r_3]{39:32};
                    x[5] = GR[r_2] \{47:40\};
                                            y[5] = GR[r_3] \{47:40\};
                    x[6] = GR[r_2]{55:48};
                                            y[6] = GR[r_3]{55:48};
                    x[7] = GR[r_2] \{63:56\};
                                            y[7] = GR[r_3] \{63:56\};
                    if (raz form) {
                        for (i = 0; i < 8; i++) {
                           temp[i] = zero_ext(x[i], 8) + zero_ext(y[i], 8) + 1;
                           res[i] = shift right unsigned(temp[i], 1);
                        }
                                                                     // normal form
                    } else {
                        for (i = 0; i < 8; i++) {
                            temp[i] = zero_ext(x[i], 8) + zero_ext(y[i], 8);
                           res[i] = shift_right_unsigned(temp[i], 1) | (temp[i]{0});
                        }
                    }
                    GR[r_1] = concatenate8(res[7], res[6], res[5], res[4],
                                             res[3], res[2], res[1], res[0]);
                                                                     // two_byte_form
                } else {
                    x[0] = GR[r_2] \{15:0\};
                                              y[0] = GR[r_3] \{15:0\};
                    x[1] = GR[r_2] \{31:16\};
                                              y[1] = GR[r_3] \{31:16\};
                                            y[2] = GR[r_3] \{47:32\};
                    x[2] = GR[r_2] \{47:32\};
                                            y[3] = GR[r_3] \{63:48\};
                    x[3] = GR[r_2] \{63:48\};
                    if (raz_form) {
                        for (i = 0; i < 4; i++) {
                           temp[i] = zero ext(x[i], 16) + zero ext(y[i], 16) + 1;
                           res[i] = shift right unsigned(temp[i], 1);
                        }
                    } else {
                                                                     // normal form
                        for (i = 0; i < 4; i++) {
                            temp[i] = zero_ext(x[i], 16) + zero_ext(y[i], 16);
                            res[i] = shift right unsigned(temp[i], 1) | (temp[i]{0});
                        }
                    }
                    GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                }
                GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

```
Interruptions: Illegal Operation fault
```

pavgsub - Parallel Average Subtract

Format:	(qp) pavgsub1 $r_1 = r_2, r_3$	one_byte_form	A9
	(qp) pavgsub2 $r_1 = r_2, r_3$	two_byte_form	A9

Description: The unsigned data elements of GR r_3 are subtracted from the unsigned data elements of GR r_2 . The results of the subtraction are then each independently shifted to the right by one bit position. The high-order bits of each element are filled with the borrow bits of the subtraction (the complements of the ALU carries). To prevent cumulative round-off errors, an averaging is performed. The low-order bit of each result is set to 1 if at least one of the two least significant bits of the corresponding difference is 1. The signed results are placed in GR r_1 .



Figure 2-32. Parallel Average Subtract Example

```
Operation:
            if (PR[qp]) {
                check_target_register(r_1);
                if (one_byte_form) {
                   x[3] = GR[r_2]{31:24}; \quad y[3] = GR[r_3]{31:24};
                   x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                    x[5] = GR[r_2] \{47:40\}; \quad y[5] = GR[r_3] \{47:40\}; 
                   x[6] = GR[r_2]{55:48}; y[6] = GR[r_3]{55:48};
                    x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                    for (i = 0; i < 8; i++) {
                       temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
                       res[i] = (temp[i]{8:0} u>> 1) | (temp[i]{0});
                    }
                    GR[r_1] = concatenate8(res[7], res[6], res[5], res[4],
                                           res[3], res[2], res[1], res[0]);
                                                                   // two_byte_form
                } else {
                   x[0] = GR[r_2]{15:0};
                                          y[0] = GR[r_3] \{15:0\};
                   x[1] = GR[r_2] \{31:16\}; y[1] = GR[r_3] \{31:16\};
                   x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\};
                    x[3] = GR[r_2] \{63:48\}; \quad y[3] = GR[r_3] \{63:48\};
                    for (i = 0; i < 4; i++) {
                       temp[i] = zero_ext(x[i], 16) - zero_ext(y[i], 16);
                       res[i] = (temp[i]{16:0} u>> 1) | (temp[i]{0});
                    }
                   GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                }
                GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
            }
```

pcmp — Parallel Compare

Format:	(qp) pcmp1.prel $r_1 = r_2, r_3$	one_byte_form	A9
	(qp) pcmp2.prel $r_1 = r_2, r_3$	two_byte_form	A9
	(qp) pcmp4.prel $r_1 = r_2, r_3$	four_byte_form	A9

Description: The two source operands are compared for one of the two relations shown in Table 2-45. If the comparison condition is true for corresponding data elements of GR r_2 and GR r_3 , then the corresponding data element in GR r_1 is set to all ones. If the comparison condition is false, then the corresponding data element in GR r_1 is set to all zeros. For the '>' relation, both operands are interpreted as signed.

Table 2-45.Pcmp Relations

prel	Compare Relation (r ₂ prel r ₃)
eq	r ₂ == r ₃
gt	<i>r</i> ₂ > <i>r</i> ₃ (signed)



Figure 2-33. Parallel Compare Examples

```
Operation:
            if (PR[qp]) {
                check target register (r_1);
                if (one_byte_form) {
                                                                    // one-byte elements
                    x[0] = GR[r_2] \{7:0\};
                                            y[0] = GR[r_3] \{7:0\};
                    y[3] = GR[r_3] \{31:24\};
                    x[3] = GR[r_2] \{31:24\};
                    x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                    x[5] = GR[r_2] \{47:40\}; \quad y[5] = GR[r_3] \{47:40\};
                    x[6] = GR[r_2] \{55:48\}; \quad y[6] = GR[r_3] \{55:48\};
                    x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                    for (i = 0; i < 8; i++) {
                        if (prel == 'eq')
                           tmp rel = x[i] == y[i];
                        else // `qt'
                           tmp_rel = greater_signed(sign_ext(x[i], 8),
                                                      sign ext(y[i], 8));
                        if (tmp rel)
                           res[i] = 0xff;
                        else
                           res[i] = 0x00;
                    }
                    GR[r_1] = concatenate8(res[7], res[6], res[5], res[4],
                                            res[3], res[2], res[1], res[0]);
                } else if (two byte form) {
                                                                    // two-byte elements
                    x[0] = GR[r_2] \{15:0\};
                                             y[0] = GR[r_3]{15:0};
                    x[1] = GR[r_2] \{31:16\};
                                             y[1] = GR[r_3] \{31:16\};
                                           y[2] = GR[r_3] \{47:32\};
y[3] = GR[r_3] \{63:48\};
                    x[2] = GR[r_2] \{47:32\};
                    x[3] = GR[r_2] \{63:48\};
                                             y[3] = GR[r_3] \{63:48\};
                    for (i = 0; i < 4; i++) {
                        if (prel == 'eq')
                           tmp_rel = x[i] == y[i];
                        else // `gt'
                           tmp rel = greater signed(sign ext(x[i], 16),
                                                      sign ext(y[i], 16));
                        if (tmp rel)
                           res[i] = 0xffff;
                       else
                           res[i] = 0x0000;
                    }
                    GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                } else {
                                                                    // four-byte elements
                    x[0] = GR[r_2] \{31:0\};
                                            y[0] = GR[r_3] \{31:0\};
                    x[1] = GR[r_2] \{63:32\};
                                           y[1] = GR[r_3] \{63:32\};
                    for (i = 0; i < 2; i++) {
                        if (prel == 'eq')
                           tmp rel = x[i] == y[i];
                        else // `qt'
                           tmp_rel = greater_signed(sign_ext(x[i], 32),
                                                      sign ext(y[i], 32));
                        if (tmp rel)
                           res[i] = 0xfffffff;
```
```
Interruptions: Illegal Operation fault
```

pmax — Parallel Maximum

Format:	(qp) pmax1.u $r_1 = r_2, r_3$	one_byte_form	12
	(qp) pmax2 $r_1 = r_2, r_3$	two_byte_form	12

Description: The maximum of the two source operands is placed in the result register. In the one_byte_form, each unsigned 8-bit element of GR r_2 is compared with the corresponding unsigned 8-bit element of GR r_3 and the greater of the two is placed in the corresponding 8-bit element of GR r_1 . In the two_byte_form, each signed 16-bit element of GR r_2 is compared with the corresponding signed 16-bit element of GR r_3 and the greater of the two is placed in the greater of the two is placed in the corresponding 16-bit element of GR r_1 .





```
Operation:
             if (PR[qp]) {
                 check_target_register(r_1);
                 if (one_byte_form) {
                                                                      // one-byte elements
                    x[0] = GR[r_2] \{7:0\};
                                               y[0] = GR[r_3] \{7:0\};
                    x[1] = GR[r_2]{15:8};
                                               y[1] = GR[r_3] \{15:8\};
                    x[2] = GR[r_2] \{23:16\}; y[2] = GR[r_3] \{23:16\};
                                             y[3] = GR[r_3] \{31:24\};
                    x[3] = GR[r_2] \{31:24\};
                    x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                    x[5] = GR[r_2] \{47:40\}; y[5] = GR[r_3] \{47:40\};
                    x[6] = GR[r_2] \{55:48\}; y[6] = GR[r_3] \{55:48\};
                    x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                    for (i = 0; i < 8; i++) {
                        res[i] = (zero ext(x[i],8) < zero ext(y[i],8)) ? y[i] : x[i];</pre>
                     }
                    GR[r_1] = concatenate8(res[7], res[6], res[5], res[4],
                                              res[3], res[2], res[1], res[0]);
                 } else {
                                                                       // two-byte elements
                    x[0] = GR[r_2] \{15:0\};
                                              y[0] = GR[r_3]{15:0};
                                             y[1] = GR[r_3] \{31:16\};
                    x[1] = GR[r_2] \{31:16\};
                     x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\}; 
                    x[3] = GR[r_2] \{63:48\}; y[3] = GR[r_3] \{63:48\};
                    for (i = 0; i < 4; i++) {
                        res[i] = (sign ext(x[i],16) < sign ext(y[i],16)) ? y[i] : x[i];
                     }
                    GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                 }
                 GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

Interruptions: Illegal Operation fault

pmin – Parallel Minimum

Format:	(qp) pmin1.u $r_1 = r_2, r_3$	one_byte_form	12
	$(qp) \text{ pmin2 } r_1 = r_2, r_3$	two_byte_form	12

Description: The minimum of the two source operands is placed in the result register. In the one_byte_form, each unsigned 8-bit element of GR r_2 is compared with the corresponding unsigned 8-bit element of GR r_3 and the smaller of the two is placed in the corresponding 8-bit element of GR r_1 . In the two_byte_form, each signed 16-bit element of GR r_2 is compared with the corresponding signed 16-bit element of GR r_3 and the smaller of GR r_3 and the smaller of GR r_1 .





```
Operation:
             if (PR[qp]) {
                 check_target_register(r_1);
                 if (one_byte_form) {
                                                                      // one-byte elements
                    x[0] = GR[r_2] \{7:0\};
                                               y[0] = GR[r_3] \{7:0\};
                    x[1] = GR[r_2]{15:8};
                                               y[1] = GR[r_3] \{15:8\};
                    x[2] = GR[r_2] \{23:16\}; y[2] = GR[r_3] \{23:16\};
                                             y[3] = GR[r_3] \{31:24\};
                    x[3] = GR[r_2] \{31:24\};
                    x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                    x[5] = GR[r_2] \{47:40\}; y[5] = GR[r_3] \{47:40\};
                    x[6] = GR[r_2] \{55:48\}; y[6] = GR[r_3] \{55:48\};
                    x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                    for (i = 0; i < 8; i++) {
                        res[i] = (zero ext(x[i],8) < zero ext(y[i],8)) ? x[i] : y[i];</pre>
                     }
                    GR[r_1] = concatenate8(res[7], res[6], res[5], res[4],
                                              res[3], res[2], res[1], res[0]);
                 } else {
                                                                       // two-byte elements
                    x[0] = GR[r_2] \{15:0\};
                                              y[0] = GR[r_3]{15:0};
                                             y[1] = GR[r_3] \{31:16\};
                    x[1] = GR[r_2] \{31:16\};
                     x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\}; 
                    x[3] = GR[r_2] \{63:48\}; y[3] = GR[r_3] \{63:48\};
                    for (i = 0; i < 4; i++) {
                        res[i] = (sign ext(x[i],16) < sign ext(y[i],16)) ? x[i] : y[i];
                     }
                    GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                 }
                 GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

Interruptions: Illegal Operation fault

pmpy – Parallel Multiply

Format:	(<i>qp</i>) pmpy2.r $r_1 = r_2, r_3$	right_form	2
	(<i>qp</i>) pmpy2.l $r_1 = r_2, r_3$	left_form	2

Description: Two signed 16-bit data elements of GR r_2 are multiplied by the corresponding two signed 16-bit data elements of GR r_3 as shown in Figure 2-36. The two 32-bit results are placed in GR r_1 .



Figure 2-36. Parallel Multiply Operation

Operation:

check_target_register(r_1);

if (PR[qp]) {

Interruptions: Illegal Operation fault

}

pmpyshr — Parallel Multiply and Shift Right

Format:	(qp) pmpyshr2 $r_1 = r_2$, r_3 , count ₂	signed_form I1	
	(qp) pmpyshr2.u $r_1 = r_2, r_3, count_2$	unsigned_form 11	

Description: The four 16-bit data elements of GR r_2 are multiplied by the corresponding four 16-bit data elements of GR r_3 as shown in Figure 2-37. This multiplication can either be signed (pmpyshr2), or unsigned (pmpyshr2.u). Each product is then shifted to the right *count*₂ bits, and the least-significant 16-bits of each shifted product form 4 16-bit results, which are placed in GR r_1 . A *count*₂ of 0 gives the 16 low bits of the results, a *count*₂ of 16 gives the 16 high bits of the results. The allowed values for *count*₂ are given in Table 2-46.

Table 2-46. Parallel Multiply and Shift Right Shift Options

count ₂	Selected Bit Field from Each 32-bit Product	
0	15:0	
7	22:7	
15	30:15	
16	31:16	



Figure 2-37. Parallel Multiply and Shift Right Operation

```
Operation:
            if (PR[qp]) {
                check target register (r_1);
               x[0] = GR[r_2]{15:0}; y[0] = GR[r_3]{15:0};
               x[1] = GR[r_2] \{31:16\}; \quad y[1] = GR[r_3] \{31:16\};
               for (i = 0; i < 4; i++) {
                   if (unsigned form)
                                                             // unsigned multiplication
                      temp[i] = zero_ext(x[i], 16) * zero_ext(y[i], 16);
                   else
                                                             // signed multiplication
                      temp[i] = sign_ext(x[i], 16) * sign_ext(y[i], 16);
                   res[i] = temp[i] { (count<sub>2</sub> + 15) : count<sub>2</sub> };
                }
               GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
               GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
            }
```

Interruptions: Illegal Operation fault

popcnt – Population Count

Format: (*qp*) popcnt $r_1 = r_3$

Description: The number of bits in GR r_3 having the value 1 is counted, and the resulting sum is placed in GR r_1 .

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    res = 0;
    // Count up all the one bits
    for (i = 0; i < 64; i++) {
        res += GR[r<sub>3</sub>]{i};
    }
    GR[r<sub>1</sub>] = res;
    GR[r<sub>1</sub>].nat = GR[r<sub>3</sub>].nat;
}
```

Interruptions: Illegal Operation fault

19

probe — Probe Access

Format:

(<i>qp</i>) probe.r $r_1 = r_3, r_2$	regular_form, read_form, register_form	M38
(<i>qp</i>) probe.w $r_1 = r_3, r_2$	regular_form, write_form, register_form	M38
(qp) probe.r $r_1 = r_3$, imm ₂	regular_form, read_form, immediate_form	M39
(qp) probe.w $r_1 = r_3$, imm ₂	regular_form, write_form, immediate_form	M39
(qp) probe.r.fault r ₃ , imm ₂	fault_form, read_form, immediate_form	M40
(qp) probe.w.fault r ₃ , imm ₂	fault_form, write_form, immediate_form	M40
(qp) probe.rw.fault r_3 , imm ₂	fault_form, read_write_form, immediate_form	M40

Description: This instruction determines whether read or write access, with a specified privilege level, to a given virtual address is permitted. In the regular_form, GR r_1 is set to 1 if the specified access is allowed and to 0 otherwise. In the fault_form, if the specified access is allowed this instruction does nothing; if the specified access is not allowed, a fault is taken.

When PSR.dt is 1, the DTLB and the VHPT are queried for present translations to determine if access to the virtual address specified by GR r_3 bits {60:0} and the region register indexed by GR r_3 bits {63:61}, is permitted at the privilege level given by either GR r_2 bits{1:0} or *imm*₂. If PSR.pk is 1, protection key checks are also performed. The read or write form specifies whether the instruction checks for read or write access, or both.

When PSR.dt is 0, a regular_form probe uses its address operand as a virtual address to query the DTLB only, because the VHPT walker is disabled. If the probed address is found in the DTLB, the regular_form probe returns the appropriate value, if not an Alternate Data TLB fault is raised if psr.ic is 1 or a Data Nested TLB fault is raised if psr.ic is 0 or in-flight.

When PSR.dt is 0, a fault_form $\tt probe$ treats its address operand as a physical address, and takes no TLB related faults.

A regular_form probe to an unimplemented virtual address returns 0. A fault_form probe to an unimplemented virtual address (when PSR.dt is 1) or unimplemented physical address (when PSR.dt is 0) takes an Unimplemented Data Address fault.

If this instruction faults, then it will set the non-access bit in the ISR and set the ISR read or write bits depending on the completer. The faults generated by the different forms of the probe instruction are shown in Table 2-47 below:

Probe Form Type	Faults
regular_form	Register NaT Consumption fault
	Virtualization fault ^a
	Data Nested TLB fault
	Alternate Data TLB fault
	VHPT Data fault
	Data TLB fault
	Data Page Not Present fault
	Data NaT Page Consumption fault
	Data Key Miss fault
fault_form	Register NaT Consumption fault
	Unimplemented Data Address fault
	Virtualization fault ^a
	Data Nested TLB fault
	Alternate Data TLB fault
	VHPT Data fault
	Data TLB fault
	Data Page Not Present fault
	Data NaT Page Consumption fault
	Data Key Miss fault
	Data Key Permission fault
	Data Access Rights fault
	Data Dirty Bit fault
	Data Access Bit fault
	Data Debug fault

Table 2-47. Faults for regular_form and fault_form Probe Instructions

a. This instruction may optionally raise Virtualization faults, see Section 11.7.4.2.8, "Probe Instruction Virtualization" on page 2:344 for details.

This instruction can only probe with equal or lower privilege levels. If the specified privilege level is higher (lower number), then the probe is performed with the current privilege level.

When PSR.vm is 1, this instruction may optionally raise Virtualization faults, see Section 11.7.4.2.8, "Probe Instruction Virtualization" on page 2:344 for details.

Please refer to the *Intel[®] Itanium[®] Software Conventions and Runtime Architecture Guide* for usage information of the probe instruction.

```
Operation:
             if (PR[qp]) {
                 itype = NON ACCESS;
                 itype |= (read write_form) ? READ|WRITE : ((write_form) ? WRITE : READ);
                 itype |= (fault form) ? PROBE FAULT : PROBE;
                 itype |= (register form) ? REGISTER FORM : IMM FORM;
                 if (!fault form)
                    check target register (r_1);
                 if (GR[r_3].nat || (register_form ? GR[r_2].nat : 0))
                    register nat consumption fault(itype);
                 tmp pl = (register form) ? GR[r_2]{1:0} : imm_2;
                 if (tmp pl < PSR.cpl)
                    tmp_pl = PSR.cpl;
                 if (fault form) {
                    tlb translate(GR[r<sub>3</sub>], 1, itype, tmp pl, &mattr, &defer);
                 } else { // regular form
                    if (impl_probe_intercept())
                        check probe virtualization fault(itype, tmp pl);
                    GR[r<sub>1</sub>] = tlb_grant_permission(GR[r<sub>3</sub>], itype, tmp_pl);
                    GR[r_1].nat = 0;
                 }
             }
Interruptions: Illegal Operation fault
                                                        Data Page Not Present fault
             Register NaT Consumption fault
                                                        Data NaT Page Consumption fault
```

```
Virtualization faultData Nair Page Consumption faultUnimplemented Data Address faultData Key Miss faultVirtualization faultData Key Permission faultData Nested TLB faultData Access Rights faultAlternate Data TLB faultData Access Bit faultVHPT Data faultData Access Bit faultData TLB faultData Debug fault
```

psad — Parallel Sum of Absolute Difference

Format: (*qp*) psad1 $r_1 = r_2, r_3$

Description: The unsigned 8-bit elements of GR r_2 are subtracted from the unsigned 8-bit elements of GR r_3 . The absolute value of each difference is accumulated across the elements and placed in GR r_1 .





```
Operation:
           if (PR[qp]) {
               check_target_register(r_1);
               x[0] = GR[r_2] \{7:0\};
                                     y[0] = GR[r_3] \{7:0\};
               x[1] = GR[r_2] \{15:8\};
                                      y[1] = GR[r_3]{15:8};
               x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
               GR[r_1] = 0;
               for (i = 0; i < 8; i++) {
                  temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
                  if (temp[i] < 0)
                      temp[i] = -temp[i];
                  GR[r_1] += temp[i];
               }
               GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
            }
```

Interruptions: Illegal Operation fault

pshl – Parallel Shift Left

Format:	(qp) pshl2 $r_1 = r_2, r_3$	two_byte_form, variable_form
	(qp) pshl2 $r_1 = r_2$, count ₅	two_byte_form, fixed_form
	(qp) pshl4 $r_1 = r_2, r_3$	four_byte_form, variable_form
	(qp) pshl4 $r_1 = r_2$, count ₅	four byte form, fixed form

Description: The data elements of GR r_2 are each independently shifted to the left by the scalar shift count in GR r_3 , or in the immediate field $count_5$. The low-order bits of each element are filled with zeros. The shift count is interpreted as unsigned. Shift counts greater than 15 (for 16-bit quantities) or 31 (for 32-bit quantities) yield all zero results. The results are placed in GR r_1 .





```
Operation:
             if (PR[qp]) {
                 check_target_register(r_1);
                 shift_count = (variable_form ? GR[r<sub>3</sub>] : count<sub>5</sub>);
                 tmp nat = (variable form ? GR[r_3].nat : 0);
                 if (two_byte_form) {
                                                                      // two_byte_form
                     if (shift_count u> 16)
                         shift_count = 16;
                     GR[r_1]{15:0} = GR[r_2]{15:0} \ll shift_count;
                     GR[r_1]{31:16} = GR[r_2]{31:16} << shift_count;
                     GR[r_1]{47:32} = GR[r_2]{47:32} << shift_count;
                     GR[r_1]{63:48} = GR[r_2]{63:48} \ll shift_count;
                 } else {
                                                                       // four byte form
                     if (shift_count u> 32)
                        shift_count = 32;
                    GR[r_1]{31:0} = GR[r_2]{31:0} \ll shift_count;
                    GR[r_1]{63:32} = GR[r_2]{63:32} << shift_count;
                 }
                 GR[r_1].nat = GR[r_2].nat || tmp_nat;
             1
```

```
Interruptions: Illegal Operation fault
```

pshladd — Parallel Shift Left and Add

Format: (*qp*) pshladd2 $r_1 = r_2$, count₂, r_3

Description: The four signed 16-bit data elements of GR r_2 are each independently shifted to the left by $count_2$ bits (shifting zeros into the low-order bits), and added to the four signed 16-bit data elements of GR r_3 . Both the left shift and the add operations are saturating: if the result of either the shift or the add is not representable as a signed 16-bit value, the final result is saturated. The four signed 16-bit results are placed in GR r_1 . The first operand can be shifted by 1, 2 or 3 bits.

```
Operation:
             if (PR[qp]) {
                 check target register (r_1);
                 x[0] = GR[r_2] \{15:0\};
                                          y[0] = GR[r_3] \{15:0\};
                                          y[1] = GR[r_3] \{31:16\};
                 x[1] = GR[r_2] \{31:16\};
                 x[2] = GR[r_2] \{47:32\}; y[2] = GR[r_3] \{47:32\};
                                          y[3] = GR[r_3] \{63:48\};
                 x[3] = GR[r_2] \{63:48\};
                 max = sign ext(0x7fff, 16);
                 min = sign ext(0x8000, 16);
                 for (i = 0; i < 4; i++) {
                     temp[i] = sign ext(x[i], 16) << count<sub>2</sub>;
                     if (temp[i] > max)
                         res[i] = max;
                     else if (temp[i] < min)</pre>
                         res[i] = min;
                     else {
                         res[i] = temp[i] + sign_ext(y[i], 16);
                         if (res[i] > max)
                            res[i] = max;
                         if (res[i] < min)</pre>
                            res[i] = min;
                     }
                 }
                 GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                 GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

Interruptions: Illegal Operation fault

A10

pshr – Parallel Shift Right

(qp) pshr2 $r_1 = r_3$, r_2 (qp) pshr2 $r_1 = r_3$, count ₅ (qp) pshr2.u $r_1 = r_3$, r_2 (qp) pshr2.u $r_1 = r_3$, r_2 (qp) pshr4 $r_1 = r_3$, r_2 (qp) pshr4 $r_1 = r_3$, count ₅ (qp) pshr4 $r_1 = r_3$, count ₅ (qp) pshr4.u $r_1 = r_3$, r_2	signed_form, two_byte_form, variable_form signed_form, two_byte_form, fixed_form unsigned_form, two_byte_form, variable_form unsigned_form, two_byte_form, fixed_form signed_form, four_byte_form, variable_form unsigned_form, four_byte_form, fixed_form unsigned_form, four_byte_form, variable_form	15 16 15 16 15 16 15
(qp) pshr4.u $r_1 = r_3, r_2$ (qp) pshr4.u $r_1 = r_3, count_5$	unsigned_form, four_byte_form, variable_form unsigned_form, four_byte_form, fixed_form	15 16
	$\begin{array}{l} qp) \ pshr2 \ r_{1} = r_{3}, \ count_{5} \\ qp) \ pshr2.u \ r_{1} = r_{3}, \ r_{2} \\ qp) \ pshr2.u \ r_{1} = r_{3}, \ count_{5} \\ qp) \ pshr4 \ r_{1} = r_{3}, \ r_{2} \\ qp) \ pshr4 \ r_{1} = r_{3}, \ count_{5} \\ qp) \ pshr4 \ r_{1} = r_{3}, \ count_{5} \\ qp) \ pshr4.u \ r_{1} = r_{3}, \ r_{2} \end{array}$	qp) pshr2 $r_1 = r_3$, count_5signed_form, two_byte_form, fixed_form qp) pshr2.u $r_1 = r_3$, r_2 unsigned_form, two_byte_form, variable_form qp) pshr2.u $r_1 = r_3$, count_5unsigned_form, two_byte_form, fixed_form qp) pshr2.u $r_1 = r_3$, count_5signed_form, two_byte_form, fixed_form qp) pshr4 $r_1 = r_3$, count_5signed_form, four_byte_form, fixed_form qp) pshr4.u $r_1 = r_3$, count_5unsigned_form, four_byte_form, fixed_form qp) pshr4.u $r_1 = r_3$, r_2 unsigned_form, four_byte_form, variable_form

Description: The data elements of GR r_3 are each independently shifted to the right by the scalar shift count in GR r_{2r} or in the immediate field $count_5$. The high-order bits of each element are filled with either the initial value of the sign bits of the data elements in GR r_3 (arithmetic shift) or zeros (logical shift). The shift count is interpreted as unsigned. Shift counts greater than 15 (for 16-bit quantities) or 31 (for 32-bit quantities) yield all zero or all one results depending on the initial values of the sign bits of the data elements in GR r_3 and whether a signed or unsigned shift is done. The results are placed in GR r_1 .

```
Operation:
            if (PR[qp]) {
                check target register (r_1);
                shift_count = (variable_form ? GR[r<sub>2</sub>] : count<sub>5</sub>);
                tmp nat = (variable form ? GR[r_2].nat : 0);
                if (two byte form) {
                                                                    // two byte form
                    if (shift count u> 16)
                        shift count = 16;
                                                                    // unsigned shift
                    if (unsigned_form) {
                        GR[r_1] {15:0} = shift right unsigned(zero ext(GR[r_3] {15:0}, 16),
                                                                 shift count);
                        GR[r_1] {31:16} = shift right unsigned(zero ext(GR[r_3] {31:16}, 16),
                                                                 shift count);
                        GR[r_1]{47:32} = shift right unsigned(zero ext(GR[r_3]{47:32}, 16),
                                                                 shift count);
                        GR[r_1]{63:48} = shift right unsigned(zero ext(GR[r_3]{63:48}, 16),
                                                                 shift count);
                                                                    // signed shift
                    } else {
                        GR[r_1] {15:0} = shift right signed(sign ext(GR[r_3] {15:0}, 16),
                                                                 shift count);
                        GR[r_1]{31:16} = shift_right_signed(sign_ext(GR[r_3]{31:16}, 16),
                                                                 shift count);
                        GR[r_1]{47:32} = shift right signed(sign ext(GR[r_3]{47:32}, 16),
                                                                 shift count);
                        GR[r_1]{63:48} = shift right signed(sign ext(GR[r_3]{63:48}, 16),
                                                                 shift count);
                    }
                                                                    // four byte form
                } else {
                    if (shift count > 32)
                        shift count = 32;
                    if (unsigned form) {
                                                                    // unsigned shift
                        GR[r_1]{31:0} = shift right unsigned(zero ext(GR[r_3]{31:0}, 32))
                                                                 shift count);
                        GR[r_1]{63:32} = shift_right_unsigned(zero_ext(GR[r_3]{63:32}, 32),
                                                                 shift count);
                                                                    // signed shift
                    } else {
                        GR[r_1] {31:0} = shift right signed(sign ext(GR[r_3] {31:0}, 32),
                                                                 shift count);
                        GR[r_1]{63:32} = shift_right_signed(sign_ext(GR[r_3]{63:32}, 32),
                                                                 shift count);
                    }
                }
                GR[r_1].nat = GR[r_3].nat || tmp nat;
             }
```

```
Interruptions: Illegal Operation fault
```

pshradd — Parallel Shift Right and Add

Format: (qp) pshradd2 $r_1 = r_2$, count₂, r_3

Description: The four signed 16-bit data elements of GR r_2 are each independently shifted to the right by *count*₂ bits, and added to the four signed 16-bit data elements of GR r_3 . The right shift operation fills the high-order bits of each element with the initial value of the sign bits of the data elements in GR r_2 . The add operation is performed with signed saturation. The four signed 16-bit results of the add are placed in GR r_1 . The first operand can be shifted by 1, 2 or 3 bits.

```
Operation:
             if (PR[qp]) {
                 check target register (r_1);
                 x[0] = GR[r_2] \{15:0\}; y[0] = GR[r_3] \{15:0\};
                 x[1] = GR[r_2]{31:16}; y[1] = GR[r_3]{31:16};
                 x[2] = GR[r_2] \{47:32\}; y[2] = GR[r_3] \{47:32\};
                 x[3] = GR[r_2] \{63:48\}; y[3] = GR[r_3] \{63:48\};
                 max = sign ext(0x7fff, 16);
                 min = sign_ext(0x8000, 16);
                 for (i = 0; i < 4; i++) {
                    temp[i] = shift right signed(sign ext(x[i], 16), count<sub>2</sub>);
                    res[i] = temp[i] + sign ext(y[i], 16);
                    if (res[i] > max)
                        res[i] = max;
                    if (res[i] < min)</pre>
                        res[i] = min;
                 }
                 GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
                 GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

Interruptions: Illegal Operation fault

psub - Parallel Subtract

Format:	(qp) psub1 $r_1 = r_2, r_3$	one_byte_form, modulo_form	A9
	(<i>qp</i>) psub1.sss $r_1 = r_2, r_3$	one_byte_form, sss_saturation_form	A9
	(<i>qp</i>) psub1.uus $r_1 = r_2, r_3$	one_byte_form, uus_saturation_form	A9
	(<i>qp</i>) psub1.uuu $r_1 = r_2, r_3$	one_byte_form, uuu_saturation_form	A9
	(qp) psub2 $r_1 = r_2, r_3$	two_byte_form, modulo_form	A9
	(<i>qp</i>) psub2.sss $r_1 = r_2, r_3$	two_byte_form, sss_saturation_form	A9
	(<i>qp</i>) psub2.uus $r_1 = r_2, r_3$	two_byte_form, uus_saturation_form	A9
	(<i>qp</i>) psub2.uuu $r_1 = r_2, r_3$	two_byte_form, uuu_saturation_form	A9
	(<i>qp</i>) psub4 $r_1 = r_2, r_3$	four_byte_form, modulo_form	A9

Description:

ion: The sets of elements from the two source operands are subtracted, and the results placed in GR r_1 .

If the difference between two elements cannot be represented in the result element and a saturation completer is specified, then saturation clipping is performed. The saturation can either be signed or unsigned, as given in Table 2-48. If the difference of two elements is larger than the upper limit value, the result is the upper limit value. If it is smaller than the lower limit value, the result is the lower limit value. The saturation limits are given in Table 2-49.

Table 2-48. Parallel Subtract Saturation Completers

Completer	Result r ₁ treated as	Source r ₂ treated as	Source r ₃ treated as
SSS	signed	signed	signed
uus	unsigned	unsigned	signed
uuu	unsigned	unsigned	unsigned

Table 2-49. Parallel Subtract Saturation Limits

Size Element Width	Element Width	Result r ₁ Signed		Result r ₁ Unsigned	
	Upper Limit	Lower Limit	Upper Limit	Lower Limit	
1	8 bit	0x7f	0x80	0xff	0x00
2	16 bit	0x7fff	0x8000	0xffff	0x0000

Figure 2-40. Parallel Subtract Examples



```
Operation:
             if (PR[qp]) {
                check target register (r_1);
                if (one byte form) {
                                                                    // one-byte elements
                    x[0] = GR[r_2] \{7:0\};
                                             y[0] = GR[r_3] \{7:0\};
                    x[1] = GR[r_2]{15:8};
                                             y[1] = GR[r_3] \{15:8\};
                    x[2] = GR[r_2] \{23:16\}; \qquad y[2] = GR[r_3] \{23:16\};
                                           y[3] = GR[r_3] \{31:24\};
                    x[3] = GR[r_2] \{31:24\};
                    x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                     x[5] = GR[r_2] \{47:40\}; \quad y[5] = GR[r_3] \{47:40\}; 
                    x[6] = GR[r_2] \{55:48\}; \quad y[6] = GR[r_3] \{55:48\};
                    x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                    if (sss saturation form) {
                                                                    // sss saturation form
                        max = sign ext(0x7f, 8);
                        min = sign ext(0x80, 8);
                        for (i = 0; i < 8; i++) {
                           temp[i] = sign ext(x[i], 8) - sign ext(y[i], 8);
                        }
                    } else if (uus saturation form) { // uus saturation form
                       max = 0xff;
                        min = 0x00;
                        for (i = 0; i < 8; i++) {
                           temp[i] = zero ext(x[i], 8) - sign ext(y[i], 8);
                        }
                    } else if (uuu saturation form) { // uuu saturation form
                       max = 0xff;
                       min = 0x00;
                        for (i = 0; i < 8; i++) {
                           temp[i] = zero ext(x[i], 8) - zero ext(y[i], 8);
                        }
                    } else {
                                                                    // modulo form
                        for (i = 0; i < 8; i++) {
                           temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
                        }
                    }
                    if (sss saturation form || uus saturation form ||
                        uuu saturation form) {
                        for (i = 0; i < 8; i++) {
                           if (temp[i] > max)
                               temp[i] = max;
                           if (temp[i] < min)</pre>
                               temp[i] = min;
                        }
                    }
                    GR[r_1] = concatenate8(temp[7], temp[6], temp[5], temp[4],
                                             temp[3], temp[2], temp[1], temp[0]);
                } else if (two byte form) {
                                                                    // two-byte elements
                                             y[0] = GR[r_3] \{15:0\};
                    x[0] = GR[r_2] \{15:0\};
                    x[1] = GR[r_2]{31:16}; y[1] = GR[r_3]{31:16};
                    x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\};
                    x[3] = GR[r_2] \{63:48\}; \quad y[3] = GR[r_3] \{63:48\};
                    if (sss saturation form) {
                                                                    // sss saturation form
```

```
max = sign ext(0x7fff, 16);
       min = sign ext(0x8000, 16);
       for (i = 0; i < 4; i++) {
          temp[i] = sign_ext(x[i], 16) - sign_ext(y[i], 16);
       }
   } else if (uus saturation form) {
                                                // uus saturation form
       max = 0xffff;
       min = 0x0000;
       for (i = 0; i < 4; i++) {
          temp[i] = zero_ext(x[i], 16) - sign_ext(y[i], 16);
       }
   } else if (uuu saturation form) {
                                         // uuu saturation form
      max = 0xffff;
       min = 0x0000;
       for (i = 0; i < 4; i++) {
          temp[i] = zero_ext(x[i], 16) - zero_ext(y[i], 16);
       }
   } else {
                                                  // modulo form
       for (i = 0; i < 4; i++) {
          temp[i] = zero ext(x[i], 16) - zero ext(y[i], 16);
       }
   }
   if (sss saturation form || uus saturation form ||
       uuu saturation form) {
       for (i = 0; i < 4; i++) {
          if (temp[i] > max)
              temp[i] = max;
          if (temp[i] < min)</pre>
              temp[i] = min;
       }
   }
   GR[r_1] = concatenate4(temp[3], temp[2], temp[1], temp[0]);
                                                  // four-byte elements
} else {
   x[0] = GR[r_2] \{31:0\}; y[0] = GR[r_3] \{31:0\};
   x[1] = GR[r_2] \{63:32\}; y[1] = GR[r_3] \{63:32\};
   for (i = 0; i < 2; i++) {
                                                  // modulo form
       temp[i] = zero_ext(x[i], 32) - zero_ext(y[i], 32);
   }
   GR[r_1] = concatenate2(temp[1], temp[0]);
}
GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
```

Interruptions: Illegal Operation fault

}

ptc.e — Purge Translation Cache Entry

Format: (qp) ptc.e r_3

Description: One or more translation entries are purged from the local processor's instruction and data translation cache. Translation Registers and the VHPT are not modified.

The number of translation cache entries purged is implementation specific. Some implementations may purge all levels of the translation cache hierarchy with one iteration of PTC.e, while other implementations may require several iterations to flush all levels, sets and associativities of both instruction and data translation caches. GR r_3 specifies an implementation-specific parameter associated with each iteration.

The following loop is defined to flush the entire translation cache for all processor models. Software can acquire parameters through a processor dependent layer that is accessed through a procedural interface. The selected region registers must remain unchanged during the loop.

```
disable_interrupts();
addr = base;
for (i = 0; i < count1; i++) {
    for (j = 0; j < count2; j++) {
        ptc.e(addr);
        addr += stride2;
    }
    addr += stride1;
}
enable_interrupts();
```

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

```
Operation: if (PR[qp]) {
    if (PSR.cpl != 0)
        privileged_operation_fault(0);
    if (GR[r<sub>3</sub>].nat)
        register_nat_consumption_fault(0);
    if (PSR.vm == 1)
        virtualization_fault();
    tlb_purge_translation_cache(GR[r<sub>3</sub>]);
    }
Interruptions: Privileged Operation fault
    Register NaT Consumption fault
```

Serialization: Software must issue a data serialization operation to ensure the purge is complete before issuing a data access or non-access reference dependent upon the purge. Software must issue instruction serialize operation before fetching an instruction dependent upon the purge.

ptc.g, ptc.ga - Purge Global Translation Cache

Format:

(qp) ptc.g r₃, r₂ (qp) ptc.ga r₃, r₂ global_form M45 global_alat_form M45

Description: The instruction and data translation cache for each processor in the local TLB coherence domain are searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. These entries are removed.

The purge virtual address is specified by GR r_3 bits{60:0} and the purge region identifier is selected by GR r_3 bits {63:61}. GR r_2 specifies the address range of the purge as 1<<GR[r_2]{7:2} bytes in size. See Section 4.1.1.7, "Page Sizes" on page 2:57 for details on supported page sizes for TLB purges.

Based on the processor model, the translation cache may be also purged of more translations than specified by the purge parameters up to and including removal of all entries within the translation cache.

ptc.g has release semantics and is guaranteed to be made visible after all previous data memory accesses are made visible. Serialization is still required to observe the side-effects of a translation being removed. If it is desired that the ptc.g become visible before any subsequent data memory accesses are made visible, a memory fence instruction (mf) should be executed immediately following the ptc.g.

ptc.g must be the last instruction in an instruction group; otherwise, its behavior (including its ordering semantics) is undefined.

The behavior of the ptc.ga instruction is similar to ptc.g. In addition to the behavior specified for ptc.g the ptc.ga instruction encodes an extra bit of information in the broadcast transaction. This information specifies the purge is due to a page remapping as opposed to a protection change or page tear down. The remote processors within the coherence domain will then take what ever additional action is necessary to make their ALAT consistent. Matching entries in the local ALAT are optionally invalidated; software must perform a local ALAT invalidation via the invala instruction on the processor issuing the ptc.ga to ensure the local ALAT is coherent.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

Unless specifically supported by the processors and platform, only one global purge transaction may be issued at a time by all processors, the operation is undefined otherwise. Software is responsible for enforcing this restriction. Implementations may optionally support multiple concurrent global purge transactions. The firmware returns if implementations support this optional behavior. It also returns the maximum number of simultaneous outstanding purges allowed.

Propagation of ptc.g between multiple local TLB coherence domains is platform dependent, and must be handled by software. It is expected that the local TLB coherence domain covers at least the processors on the same local bus.

```
Operation:
             if (PR[qp]) {
                if (!followed by stop())
                    undefined behavior();
                if (PSR.cpl != 0)
                    privileged operation fault(0);
                if (GR[r_3].nat || GR[r_2].nat)
                    register_nat_consumption fault(0);
                if (unimplemented virtual address(GR[r<sub>3</sub>], PSR.vm))
                    unimplemented data address fault(0);
                if (PSR.vm == 1)
                    virtualization_fault();
                tmp rid = RR[GR[r_3] \{ 63:61 \}].rid;
                tmp va = GR[r_3] \{60:0\};
                tmp size = GR[r_2]{7:2};
                tmp va = align to size boundary(tmp va, tmp size);
                tlb must purge dtc entries(tmp rid, tmp va, tmp size);
                tlb must purge itc entries(tmp rid, tmp va, tmp size);
                if (global alat form) tmp ptc type = GLOBAL ALAT FORM;
                else tmp ptc type = GLOBAL FORM;
                tlb broadcast purge(tmp rid, tmp va, tmp size, tmp ptc type);
             }
Interruptions: Machine Check abort
                                                       Unimplemented Data Address fault
             Privileged Operation fault
                                                       Virtualization fault
```

Serialization: The broadcast purge TC is not synchronized with the instruction stream on a remote processor. Software cannot depend on any such synchronization with the instruction stream. Hardware on the remote machine cannot reload an instruction from memory or cache after acknowledging a broadcast purge TC without first retranslating the I-side access in the TLB. Hardware may continue to use a valid private copy of the instruction stream data (possibly in an I-buffer) obtained prior to acknowledging a broadcast purge TC to a page containing the i-stream data. Hardware must retranslate access to an instruction page upon an interruption or any explicit or implicit instruction serialization event (e.g., srlz.i, rfi).

Register NaT Consumption fault

Software must issue the appropriate data and/or instruction serialization operation to ensure the purge is completed before a local data access, non-access reference, or local instruction fetch access dependent upon the purge.

ptc.I – Purge Local Translation Cache

Format: (qp) ptc.l r_3 , r_2

M45

Description: The instruction and data translation cache of the local processor is searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. All these entries are removed.

The purge virtual address is specified by GR r_3 bits{60:0} and the purge region identifier is selected by GR r_3 bits {63:61}. GR r_2 specifies the address range of the purge as 1<<GR[r_2]{7:2} bytes in size. See Section 4.1.1.7, "Page Sizes" on page 2:57 for details on supported page sizes for TLB purges.

The processor ensures that all entries matching the purging parameters are removed. However, based on the processor model, the translation cache may be also purged of more translations than specified by the purge parameters up to and including removal of all entries within the translation cache.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

This is a local operation, no purge broadcast to other processors occurs in a multiprocessor system. This instruction ensures that all prior stores are made locally visible before the actual purge operation is performed.

```
Operation:
```

```
if (PSR.cpl != 0)
    privileged_operation_fault(0);
if (GR[r<sub>3</sub>].nat || GR[r<sub>2</sub>].nat)
    register_nat_consumption_fault(0);
if (unimplemented_virtual_address(GR[r<sub>3</sub>], PSR.vm))
    unimplemented_data_address_fault(0);
if (PSR.vm == 1)
    virtualization_fault();

tmp_rid = RR[GR[r<sub>3</sub>]{63:61}].rid;
tmp_va = GR[r<sub>3</sub>]{60:0};
tmp_size = GR[r<sub>2</sub>]{7:2};
tmp_va = align_to_size_boundary(tmp_va, tmp_size);
tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
}
```

Interruptions: Machine Check abort Privileged Operation fault Register NaT Consumption fault

if (PR[qp]) {

Unimplemented Data Address fault Virtualization fault

Serialization: Software must issue the appropriate data and/or instruction serialization operation to ensure the purge is completed before a data access, non-access reference, or instruction fetch access dependent upon the purge.

ptr – Purge Translation Register

Format:	(qp) ptr.d r_3, r_2	data_form	M45
	(<i>qp</i>) ptr.i <i>r</i> ₃ , <i>r</i> ₂	instruction_form	M45

Description: In the data form of this instruction, the data translation registers and caches are searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. All these entries are removed. Entries in the instruction translation registers are unaffected by the data form of the purge.

In the instruction form, the instruction translation registers and caches are searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. All these entries are removed. Entries in the data translation registers are unaffected by the instruction form of the purge.

In addition, in both forms, the instruction and data translation cache may be purged of more translations than specified by the purge parameters up to and including removal of all entries within the translation cache.

The purge virtual address is specified by GR r_3 bits{60:0} and the purge region identifier is selected by GR r_3 bits {63:61}. GR r_2 specifies the address range of the purge as 1<<GR[r_2]{7:2} bytes in size. See Section 4.1.1.7, "Page Sizes" on page 2:57 for details on supported page sizes for TLB purges.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

This is a local operation, no purge broadcast to other processors occurs in a multiprocessor system.

As described in Section 4.1.1.2, "Translation Cache (TC)" on page 2:49, the processor may use the translation caches to cache virtual address mappings held by translation registers. The ptr.i and ptr.d instructions purge the processor's translation registers as well as cached translation register copies that may be contained in the respective translation caches.

```
Operation:
            if (PR[qp]) {
                if (PSR.cpl != 0)
                    privileged operation fault(0);
                if (GR[r_3].nat || GR[r_2].nat)
                    register nat consumption fault(0);
                if (unimplemented virtual address(GR[r<sub>3</sub>], PSR.vm))
                    unimplemented data address fault(0);
                if (PSR.vm == 1)
                    virtualization_fault();
                tmp rid = RR[GR[r_3] \{ 63:61 \}].rid;
                tmp va = GR[r_3] \{60:0\};
                tmp size = GR[r_2]{7:2};
                tmp va = align to size boundary(tmp va, tmp size);
                if (data form) {
                    tlb must purge dtr entries(tmp rid, tmp va, tmp size);
                    tlb must purge dtc entries(tmp rid, tmp va, tmp size);
                    tlb may purge itc entries(tmp rid, tmp va, tmp size);
                                                                     // instruction form
                 } else {
                    tlb_must_purge_itr_entries(tmp_rid, tmp_va, tmp_size);
                    tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
                    tlb may purge dtc entries(tmp rid, tmp va, tmp size);
                }
             }
Interruptions: Privileged Operation fault
                                                        Unimplemented Data Address fault
                                                        Virtualization fault
             Register NaT Consumption fault
            For the data form, software must issue a data serialization operation to ensure the
Serialization:
```

Serialization: For the data form, software must issue a data serialization operation to ensure the purge is completed before issuing an instruction dependent upon the purge. For the instruction form, software must issue an instruction serialization operation to ensure the purge is completed before fetching an instruction dependent on that purge.

rfi – Return From Interruption

Format: rfi

Description: The machine context prior to an interruption is restored. PSR is restored from IPSR, IPSR is unmodified, and IP is restored from IIP. Execution continues at the bundle address loaded into the IP, and the instruction slot loaded into PSR.ri.

This instruction must be immediately followed by a stop; otherwise, operation is undefined. This instruction switches to the register bank specified by IPSR.bn. Instructions in the same instruction group that access GR16 to GR31 reference the previous register bank. Subsequent instruction groups reference the new register bank.

This instruction performs instruction serialization, which ensures:

- prior modifications to processor register resources that affect fetching of subsequent instruction groups are observed.
- prior modifications to processor register resources that affect subsequent execution or data memory accesses are observed.
- prior memory synchronization (sync.i) operations have taken effect on the local processor instruction cache.
- subsequent instruction group fetches (including the target instruction group) are re-initiated after rfi completes.

The rfi instruction must be in an instruction group after the instruction group containing the operation that is to be serialized.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0. This instruction can not be predicated.

Execution of this instruction is undefined if PSR.ic or PSR.i are 1. Software must ensure that an interruption cannot occur that could modify IIP, IPSR, or IFS between when they are written and the subsequent rfi.

Execution of this instruction is undefined if IPSR.ic is 0 and the current register stack frame is incomplete.

This instruction does not take Lower Privilege Transfer, Taken Branch or Single Step traps.

If this instruction sets PSR.ri to 2 and the target is an MLX bundle, then an Illegal Operation fault will be taken on the target bundle.

If IPSR.is is 1, control is resumed in the IA-32 instruction set at the virtual linear address specified by IIP{31:0}. PSR.di does not inhibit instruction set transitions for this instruction. If PSR.dfh is 1 after rfi completes execution, a Disabled FP Register fault is raised on the target IA-32 instruction.

If IPSR.is is 1 and an Unimplemented Instruction Address trap is taken, IIP will contain the original 64-bit target IP. (The value will not have been zero extended from 32 bits.)

When entering the IA-32 instruction set, the size of the current stack frame is set to zero, and all stacked general registers are left in an undefined state. Software can not rely on the value of these registers across an instruction set transition. Software must ensure that BSPSTORE==BSP on entry to the IA-32 instruction set, otherwise undefined behavior may result.

If IPSR.is is 1, software must set other IPSR fields properly for IA-32 instruction set execution; otherwise processor operation is undefined. See Table 3-2, "Processor Status Register Fields" on page 2:24 for details.

Software must issue a mf instruction before this instruction if memory ordering is required between IA-32 processor-consistent and Itanium unordered memory references. The processor does not ensure Itanium-instruction-set-generated writes into the instruction stream are seen by subsequent IA-32 instructions.

Software must ensure the code segment descriptor and selector are loaded before issuing this instruction. If the target EIP value exceeds the code segment limit or has a code segment privilege violation, an IA_32_Exception(GPFault) exception is raised on the target IA-32 instruction. For entry into 16-bit IA-32 code, if IIP is not within 64K-bytes of CSD.base a GPFault is raised on the target instruction. EFLAG.rf and PSR.id are unmodified until the successful completion of the target IA-32 instruction. PSR.da, PSR.dd, PSR.ia and PSR.ed are cleared to zero before the target IA-32 instruction begins execution.

IA-32 instruction set execution leaves the contents of the ALAT undefined. Software can not rely on ALAT state across an instruction set transition. On entry to IA-32 code, existing entries in the ALAT are ignored.

```
Operation:
            if (!followed by stop())
                undefined behavior();
            unimplemented address = 0;
            if (PSR.cpl != 0)
               privileged operation fault(0);
            if (PSR.vm == 1)
               virtualization fault();
            taken rfi = 1;
            PSR = CR[IPSR];
            if (CR[IPSR].is == 1) {
                                          //resume IA-32 instruction set
                if (CR[IPSR].ic == 0 || CR[IPSR].dt == 0 ||
                   CR[IPSR].mc == 1 || CR[IPSR].it == 0)
                   undefined behavior();
                tmp IP = CR[IIP];
                if (!impl uia fault supported() &&
                   ((CR[IPSR].it && unimplemented virtual address(tmp IP, IPSR.vm))
                   (!CR[IPSR].it && unimplemented physical address(tmp IP))))
                   unimplemented address = 1;
                                            //compute effective instruction pointer
                EIP{31:0} = CR[IIP]{31:0} - AR[CSD].Base;
                                            //force zero-sized restored frame
                rse restore frame(0, 0, CFM.sof);
                CFM.sof = 0;
                CFM.sol = 0;
                CFM.sor = 0;
                CFM.rrb.gr = 0;
                CFM.rrb.fr = 0;
                CFM.rrb.pr = 0;
                rse invalidate non current regs();
                //The register stack engine is disabled during IA-32
```

```
//instruction set execution.
            } else {
                                             //return to Itanium instruction set
                tmp IP = CR[IIP] & ~0xf;
                slot = CR[IPSR].ri;
                if ((CR[IPSR].it && unimplemented_virtual_address(tmp_IP, IPSR.vm))
                    || (!CR[IPSR].it && unimplemented physical address(tmp IP)))
                   unimplemented address = 1;
                if (CR[IFS].v) {
                   tmp growth = -CFM.sof;
                    alat_frame_update(-CR[IFS].ifm.sof, 0);
                   rse restore frame(CR[IFS].ifm.sof, tmp growth, CFM.sof);
                   CFM = CR[IFS].ifm;
                }
                rse enable current frame load();
            }
            IP = tmp IP;
            instruction serialize();
            if (unimplemented address)
                unimplemented instruction address trap(0, tmp IP);
Interruptions: Privileged Operation fault
                                                      Unimplemented Instruction Address trap
            Virtualization fault
            Additional Faults on IA-32 target instructions
            IA_32_Exception(GPFault)
            Disabled FP Reg Fault if PSR.dfh is 1
```

Serialization: An implicit instruction and data serialization operation is performed.

rsm – Reset System Mask

Format: (qp) rsm imm₂₄

Description: The complement of the imm_{24} operand is ANDed with the system mask (PSR{23:0}) and the result is placed in the system mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.

> The PSR system mask can only be written at the most privileged level, and when PSR.vm is 0.

When the current privilege level is zero (PSR.cpl is 0), an rsm instruction whose mask includes PSR.i may cause external interrupts to be disabled for an implementation-dependent number of instructions, even if the qualifying predicate for the rsm instruction is false. Architecturally, the extents of this external interrupt disabling "window" are defined as follows:

- External interrupts may be disabled for any instructions in the same instruction aroup as the rsm, including those that precede the rsm in sequential program order, regardless of the value of the qualifying predicate of the rsm instruction.
- If the qualifying predicate of the rsm is true, then external interrupts are disabled immediately following the rsm instruction.
- If the qualifying predicate of the rsm is false, then external interrupts may be disabled until the next data serialization operation that follows the rsm instruction.

The external interrupt disable window is guaranteed to be no larger than defined by the above criteria, but it may be smaller, depending on the processor implementation.

When the current privilege level is non-zero (PSR.cpl is not 0), an rsm instruction whose mask includes PSR.i may briefly disable external interrupts, regardless of the value of the qualifying predicate of the rsm instruction. However, processor implementations guarantee that non-privileged code cannot lock out external interrupts indefinitely (e.g., via an arbitrarily long sequence of rsm instructions with zero-valued qualifying predicates).

Operation:

```
if (PR[qp]) {
    if (PSR.cpl != 0)
        privileged operation fault(0);
    if (is reserved field (PSR TYPE, PSR SM, imm<sub>24</sub>))
        reserved register field fault();
    if (PSR.vm == 1)
        virtualization fault();
                          PSR\{1\} = 0;
                                                // be
    if (imm<sub>24</sub>{1})
                                                // up
    if (imm_{24}\{2\})
                          PSR{2} = 0;
                                               // ac
    if (imm<sub>24</sub>{3})
                          PSR{3} = 0;
    if (imm<sub>24</sub>{4})
                          PSR{4} = 0;
                                               // mfl
    if (imm<sub>24</sub>{5})
                          PSR{5} = 0;
                                               // mfh
    if (imm<sub>24</sub>{13})
                          PSR\{13\} = 0;
                                               // ic
                          PSR\{14\} = 0;
                                               // i
    if (imm<sub>24</sub>{14})
    if (imm<sub>24</sub>{15})
                          PSR\{15\} = 0;
                                               // pk
    if (imm_{24}\{17\})
                          PSR\{17\} = 0;
                                               // dt
    if (imm<sub>24</sub>{18})
                          PSR\{18\} = 0;
                                               // dfl
    if (imm<sub>24</sub>{19})
                          PSR\{19\} = 0;
                                               // dfh
                         PSR{20} = 0;
                                               // sp
    if (imm<sub>24</sub>{20})
```

M44

}

if (<i>imm</i> ₂	₂₄ {21}) E	SR{21} =	= 0;)	//	pp
if (<i>imm</i> ₂	₂₄ {22}) E	SR{22} =	= 0;)	11	di
if (imm ₂	₂₄ {23}) E	PSR{23} =	= 0;)	//	si

- Interruptions:Privileged Operation faultVirtualization faultReserved Register/Field faultVirtualization fault
- **Serialization:** Software must use a data serialize or instruction serialize operation before issuing instructions dependent upon the altered PSR bits except the PSR.i bit. The PSR.i bit is implicitly serialized and the processor ensures that external interrupts are masked by the time the next instruction executes.

rum – Reset User Mask

Format:	(qp) rum imm ₂₄	M44	
Description:	The complement of the imm_{24} operand is ANDed with the user mask (PSR{5:0}) and the result is placed in the user mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.		
	PSR.up is only cleared if the secure performance monitor bit (PSR.sp) is zero. Otherwise PSR.up is not modified.		
Operation:	<pre>if (PR[qp]) { if (is_reserved_field(PSR_TYPE, PSR_UM, imm₂₄)) reserved_register_field_fault();</pre>		
	if $(imm_{24}\{1\})$ PSR $\{1\} = 0;$ // be if $(imm_{24}\{2\} \&\& PSR.sp == 0)$ //nor PSR $\{2\} = 0;$ // up if $(imm_{24}\{3\})$ PSR $\{3\} = 0;$ // ac if $(imm_{24}\{4\})$ PSR $\{4\} = 0;$ // mf if $(imm_{24}\{5\})$ PSR $\{5\} = 0;$ // mf	n-secure perf monitor c El	

Interruptions: Reserved Register/Field fault

Serialization: All user mask modifications are observed by the next instruction group.

Format:	(qp) setf.s $f_1 = r_2$	single_form	M18
	(qp) setf.d $f_1 = r_2$	double_form	M18
	(qp) setf.exp $f_1 = r_2$	exponent_form	M18
	(qp) setf.sig $f_1 = r_2$	significand_form	M18

Description: In the single and double forms, GR r_2 is treated as a single precision (in the single_form) or double precision (in the double_form) memory representation, converted into floating-point register format, and placed in FR f_1 , as shown in Figure 5-4 and Figure 5-5 on page 1:93, respectively.

In the exponent_form, bits 16:0 of GR r_2 are copied to the exponent field of FR f_1 and bit 17 of GR r_2 is copied to the sign bit of FR f_1 . The significand field of FR f_1 is set to one (0x800...000).





In the significand_form, the value in GR r_2 is copied to the significand field of FR f_1 .

The exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

Figure 2-42. Function of setf.sig



For all forms, if the NaT bit corresponding to r_2 is equal to 1, FR f_1 is set to NaTVal instead of the computed result.

```
Operation:
            if (PR[qp]) {
                fp_check_target_register(f1);
                if (tmp_isrcode = fp_reg_disabled(f_1, 0, 0, 0))
                    disabled_fp_register_fault(tmp_isrcode, 0);
                if (!GR[r_2].nat) {
                    if (single form)
                       FR[f_1] = fp_mem_to_fr_format(GR[r_2], 4, 0);
                    else if (double_form)
                       FR[f_1] = fp_mem_to_fr_format(GR[r_2], 8, 0);
                    else if (significand_form) {
                       FR[f_1].significand = GR[r_2];
                       FR[f_1].exponent = FP INTEGER EXP;
                       FR[f_1].sign = 0;
                    } else {
                                                                   // exponent_form
                       FR[f1].significand = 0x80000000000000;
                       FR[f1].exp = GR[r2] {16:0};
                       FR[f1].sign = GR[r2]{17};
                    }
                } else
                    FR[f_1] = NATVAL;
                fp\_update\_psr(f_1);
            }
```

Interruptions: Illegal Operation fault

Disabled Floating-point Register fault
shl — Shift Left

Format:	(qp) shl $r_1 = r_2, r_3$ 17 (qp) shl $r_1 = r_2, count_6$ pseudo-op of: (qp) dep.z $r_1 = r_2, count_6, 64-count_6$
Description:	The value in GR r_2 is shifted to the left, with the vacated bit positions filled with zeroes, and placed in GR r_1 . The number of bit positions to shift is specified by the value in GR r_3 or by an immediate value <i>count</i> ₆ . The shift count is interpreted as an unsigned number. If the value in GR r_3 is greater than 63, then the result is all zeroes.
	See "dep — Deposit" on page $3:51$ for the immediate form.
Operation:	<pre>if (PR[qp]) { check_target_register(r1);</pre>
	count = $GR[r_3]$; $GR[r_1]$ = (count > 63) ? 0: $GR[r_2]$ << count;
	$GR[r_1].nat = GR[r_2].nat GR[r_3].nat;$

shladd — Shift Left and Add

Format: (*qp*) shladd $r_1 = r_2$, *count*₂, r_3

Description: The first source operand is shifted to the left by $count_2$ bits and then added to the second source operand and the result placed in GR r_1 . The first operand can be shifted by 1, 2, 3, or 4 bits.

Operation: if (PR[qp]) {
 check_target_register(r₁);
 GR[r₁] = (GR[r₂] << count₂) + GR[r₃];
 GR[r₁].nat = GR[r₂].nat || GR[r₃].nat;
}

Interruptions: Illegal Operation fault

A2

shladdp4 — Shift Left and Add Pointer

Format: (*qp*) shladdp4 $r_1 = r_2$, *count*₂, r_3

Description: The first source operand is shifted to the left by $count_2$ bits and then is added to the second source operand. The upper 32 bits of the result are forced to zero, and then bits {31:30} of GR r_3 are copied to bits {62:61} of the result. This result is placed in GR r_1 . The first operand can be shifted by 1, 2, 3, or 4 bits.





Operation: if (PR[qp]) {
 check_target_register(r₁);
 tmp_res = (GR[r₂] << count₂) + GR[r₃];
 tmp_res = zero_ext(tmp_res{31:0}, 32);
 tmp_res{62:61} = GR[r₃]{31:30};
 GR[r₁] = tmp_res;
 GR[r₁].nat = GR[r₂].nat || GR[r₃].nat;
}

Interruptions: Illegal Operation fault

A2

shr – Shift Right

Format:	(qp) shr $r_1 = r_3, r_2$	signed_form	15
	(qp) shr.u $r_1 = r_3, r_2$	unsigned_form	15
	(qp) shr $r_1 = r_3$, count ₆	pseudo-op of: (qp) extr $r_1 = r_3$, count ₆ , 64-count ₆	
	(qp) shr.u $r_1 = r_3$, count ₆	pseudo-op of: (<i>qp</i>) extr.u $r_1 = r_3$, count ₆ , 64-count ₆	

Description: The value in GR r_3 is shifted to the right and placed in GR r_1 . In the signed_form the vacated bit positions are filled with bit 63 of GR r_3 ; in the unsigned_form the vacated bit positions are filled with zeroes. The number of bit positions to shift is specified by the value in GR r_2 or by an immediate value $count_6$. The shift count is interpreted as an unsigned number. If the value in GR r_2 is greater than 63, then the result is all zeroes (for the unsigned_form, or if bit 63 of GR r_3 was 0) or all ones (for the signed_form if bit 63 of GR r_3 was 1).

If the .u completer is specified, the shift is unsigned (logical), otherwise it is signed (arithmetic).

See "extr — Extract" on page 3:54 for the immediate forms.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    if (signed_form) {
        count = (GR[r<sub>2</sub>] > 63) ? 63 : GR[r<sub>2</sub>];
        GR[r<sub>1</sub>] = shift_right_signed(GR[r<sub>3</sub>], count);
    } else {
        count = GR[r<sub>2</sub>];
        GR[r<sub>1</sub>] = (count > 63) ? 0 : shift_right_unsigned(GR[r<sub>3</sub>], count);
    }
    GR[r<sub>1</sub>].nat = GR[r<sub>2</sub>].nat || GR[r<sub>3</sub>].nat;
}
```

shrp — Shift Right Pair

Format: (*qp*) shrp $r_1 = r_2, r_3, count_6$

Description: The two source operands, GR r_2 and GR r_3 , are concatenated to form a 128-bit value and shifted to the right *count*₆ bits. The least-significant 64 bits of the result are placed in GR r_1 .

The immediate value $count_6$ can be any number in the range 0 to 63.



Figure 2-44. Shift Right Pair

Interruptions: Illegal Operation fault

I10

srlz – Serialize

Format:	(qp) srlz.i	instruction_form	M24
	(qp) srlz.d	data_form	M24

Description: Instruction serialization (srlz.i) ensures:

- prior modifications to processor register resources that affect fetching of subsequent instruction groups are observed,
- prior modifications to processor register resources that affect subsequent execution or data memory accesses are observed,
- prior memory synchronization (sync.i) operations have taken effect on the local processor instruction cache,
- subsequent instruction group fetches are re-initiated after srlz.i completes.

The srlz.i instruction must be in an instruction group after the instruction group containing the operation that is to be serialized. Operations dependent on the serialization must be in an instruction group after the instruction group containing the srlz.i.

Data serialization (srlz.d) ensures:

• prior modifications to processor register resources that affect subsequent execution or data memory accesses are observed.

The srlz.d instruction must be in an instruction group after the instruction group containing the operation that is to be serialized. Operations dependent on the serialization must follow the srlz.d, but they can be in the same instruction group as the srlz.d.

A srlz cannot be used to stall processor data memory references until prior data memory references, or memory fences are visible or "accepted" by the external platform.

The following processor resources require a serialize to ensure side-effects are observed; CRs, PSR, DBRs, IBRs, PMDs, PMCs, RRs, PKRs, TRs and TCs (refer to Section 3.2, "Serialization" on page 2:17 for details).

```
Operation: if (PR[qp]) {
    if (instruction_form)
        instruction_serialize();
    else // data_form
        data_serialize();
}
```

Interruptions: None

ssm – Set System Mask

Format: (qp) ssm imm₂₄

Description: The imm_{24} operand is ORed with the system mask (PSR{23:0}) and the result is placed in the system mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.

The PSR system mask can only be written at the most privileged level, and when PSR.vm is 0.

The contents of the interruption resources (that are overwritten when the PSR.ic bit is 1), are undefined if an interruption occurs between the enabling of the PSR.ic bit and a subsequent instruction serialize operation.

```
Operation:
               if (PR[qp]) {
                   if (PSR.cpl != 0)
                       privileged operation fault(0);
                   if (is reserved field(PSR TYPE, PSR SM, imm<sub>24</sub>))
                       reserved_register_field_fault();
                   if (PSR.vm == 1)
                       virtualization fault();
                   if (imm<sub>24</sub>{1})
                                        PSR\{1\} = 1;
                                                              // be
                                    PSR{2} = 1;)
PSR{3} = 1;)
PSR{4} = 1;)
PSR{5} = 1;)
                   if (imm<sub>24</sub>{2})
                                                              // up
                   if (imm<sub>24</sub>{3})
                                                              // ac
                   if (imm<sub>24</sub>{4})
                                                              // mfl
                   if (imm<sub>24</sub>{5})
                                                              // mfh
                                        PSR{5} = 1;
                   if (imm_{24}\{13\})
                                        PSR\{13\} = 1;)
                                                              // ic
                   if (imm<sub>24</sub>{14})
                                        PSR\{14\} = 1;)
                                                              // i
                   if (imm_{24}\{15\}) PSR\{15\} = 1;)
                                                             // pk
                   if (imm_{24}\{17\}) PSR\{17\} = 1;)
                                                             // dt
                   if (imm_{24}\{18\}) PSR\{18\} = 1;)
                                                             // dfl
                                                             // dfh
                   if (imm_{24}\{19\}) PSR\{19\} = 1;)
                   if (imm_{24}\{20\}) PSR\{20\} = 1;)
                                                             // sp
                   if (imm_{24}{21}) PSR\{21\} = 1;)
                                                             // pp
                   if (imm<sub>24</sub>{22}) PSR{22} = 1;)
                                                             // di
                   if (imm<sub>24</sub>{23})
                                        PSR{23} = 1;)
                                                              // si
               }
Interruptions: Privileged Operation fault
                                                                Virtualization fault
               Reserved Register/Field fault
```

Serialization: Software must issue a data serialize or instruction serialize operation before issuing instructions dependent upon the altered PSR bits from the ssm instruction. Unlike with the rsm instruction, setting the PSR.i bit is not treated specially. Refer to Section 3.2, "Serialization" on page 2:17 for a description of serialization.

st – Store

Format:	(qp) stsz.sttype.sthint $[r_3] = r_2$	normal_form, no_base_update_form	M6
	(qp) stsz.sttype.sthint $[r_3] = r_2$, imm ₉	normal_form, imm_base_update_form	M5
	(qp) st16.sttype.sthint $[r_3] = r_2$, ar.csd	sixteen_byte_form, no_base_update_form	M6
	(qp) st8.spill.sthint $[r_3] = r_2$	spill_form, no_base_update_form	M6
	(qp) st8.spill.sthint $[r_3] = r_2$, imm ₉	spill_form, imm_base_update_form	M5

Description: A value consisting of the least significant *sz* bytes of the value in GR r_2 is written to memory starting at the address specified by the value in GR r_3 . The values of the *sz* completer are given in Table 2-32 on page 3:151. The *sttype* completer specifies special store operations, which are described in Table 2-50. If the NaT bit corresponding to GR r_3 is 1, or in sixteen_byte_form or normal_form, if the NaT bit corresponding to GR r_2 is 1, a Register NaT Consumption fault is taken.

In the sixteen_byte_form, two 8-byte values are stored as a single, 16-byte atomic memory write. The value in GR r_2 is written to memory starting at the address specified by the value in GR r_3 . The value in the Compare and Store Data application register (AR[CSD]) is written to memory starting at the address specified by the value in GR r_3 plus 8.

In the spill_form, an 8-byte value is stored, and the NaT bit corresponding to GR r_2 is copied to a bit in the UNAT application register. This instruction is used for spilling a register/NaT pair. See Section 4.4.4, "Control Speculation" on page 1:60 for details.

In the imm_base_update form, the value in GR r_3 is added to a signed immediate value (*imm*₉) and the result is placed back in GR r_3 . This base register update is done after the store, and does not affect the store address, nor the value stored (for the case where r_2 and r_3 specify the same register). Base register update is not supported for the st16 instruction.

<i>sttype</i> Completer	Interpretation	Special Store Operation
none	Normal store	
rel	Ordered store	An ordered store is performed with release semantics.

Table 2-50. Store Types

For more details on ordered stores see Section 4.4.7, "Memory Access Ordering" on page 1:73.

The ALAT is queried using the physical memory address and the access size, and all overlapping entries are invalidated.

The value of the *sthint* completer specifies the locality of the memory access. The values of the *sthint* completer are given in Table 2-51. A prefetch hint is implied in the base update forms. The address specified by the value in GR r_3 after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by *sthint*. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69.

Hardware support for st16 instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such st16 accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted.

For the sixteen_byte_form, Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details.

Table 2-51.Store Hints

sthint Completer	Interpretation
none	Temporal locality, level 1
nta	Non-temporal locality, all levels

```
Operation:
             if (PR[qp]) {
                 size = spill form ? 8 : (sixteen byte form ? 16 : sz);
                 itype = WRITE;
                 if (size == 16) itype |= UNCACHE_OPT;
                 otype = (sttype == 'rel') ? RELEASE : UNORDERED;
                 if (sixteen byte form && !instruction implemented(ST16))
                     illegal operation fault();
                 if (imm base update form)
                     check target register (r_3);
                 if (GR[r_3].nat || ((sixteen byte form || normal form) & GR[r_2].nat))
                     register nat consumption fault(WRITE);
                 paddr = tlb translate(GR[r<sub>3</sub>], size, itype, PSR.cpl, &mattr,
                                            &tmp unused);
                 if (spill form && GR[r_2].nat) {
                    natd gr write (GR[r<sub>2</sub>], paddr, size, UM.be, mattr, otype, sthint);
                 }
                 else {
                     if (sixteen byte form)
                        mem write16(GR[r<sub>2</sub>], AR[CSD], paddr, UM.be, mattr, otype, sthint);
                     else
                        mem write(GR[r<sub>2</sub>], paddr, size, UM.be, mattr, otype, sthint);
                 }
                 if (spill form) {
                    bit pos = GR[r_3]{8:3};
                    AR[UNAT] \{bit pos\} = GR[r_2].nat;
                 }
                 alat_inval_multiple_entries(paddr, size);
                 if (imm base update form) {
                    GR[r_3] = GR[r_3] + sign ext(imm_9, 9);
                    GR[r_3].nat = 0;
                    mem implicit prefetch(GR[r<sub>3</sub>], sthint, WRITE);
                 }
             }
Interruptions: Illegal Operation fault
                                                         Data Key Miss fault
             Register NaT Consumption fault
                                                         Data Key Permission fault
```

Register NaT Consumption faultData Key Permission fauUnimplemented Data Address faultData Access Rights faultData Nested TLB faultData Dirty Bit faultAlternate Data TLB faultData Access Bit faultVHPT Data faultData Debug fault

Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault Unaligned Data Reference fault Unsupported Data Reference fault

stf - Floating-point Store

Format:	(qp) stffsz.sthint $[r_3] = f_2$	normal_form, no_base_update_form	M13
	(qp) stffsz.sthint $[r_3] = f_2$, imm ₉	normal_form, imm_base_update_form	M10
	(qp) stf8.sthint $[r_3] = f_2$	integer_form, no_base_update_form	M13
	(qp) stf8.sthint $[r_3] = f_2$, imm ₉	integer_form, imm_base_update_form	M10
	(qp) stf.spill.sthint $[r_3] = f_2$	spill_form, no_base_update_form	M13
	(qp) stf.spill.sthint $[r_3] = f_2$, imm ₉	spill_form, imm_base_update_form	M10

Description: A value, consisting of *fsz* bytes, is generated from the value in FR f_2 and written to memory starting at the address specified by the value in GR r_3 . In the normal_form, the value in FR f_2 is converted to the memory format and then stored. In the integer_form, the significand of FR f_2 is stored. The values of the *fsz* completer are given in Table 2-35 on page 3:157. In the normal_form or the integer_form, if the NaT bit corresponding to GR r_3 is 1 or if FR f_2 contains NaTVal, a Register NaT Consumption fault is taken. See Section 5.1, "Data Types and Formats" on page 1:85 for details on conversion from floating-point register format.

In the spill_form, a 16-byte value from FR f_2 is stored without conversion. This instruction is used for spilling a register. See Section 4.4.4, "Control Speculation" on page 1:60 for details.

In the imm_base_update form, the value in GR r_3 is added to a signed immediate value (imm_9) and the result is placed back in GR r_3 . This base register update is done after the store, and does not affect the store address.

The ALAT is queried using the physical memory address and the access size, and all overlapping entries are invalidated.

The value of the *sthint* completer specifies the locality of the memory access. The values of the *sthint* completer are given in Table 2-51 on page 3:252. A prefetch hint is implied in the base update forms. The address specified by the value in GR r_3 after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by *sthint*. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69.

Hardware support for stfe (10-byte) instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such stfe accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted.

```
Operation:
             if (PR[qp]) {
                 if (imm base update form)
                    check target_register(r_3);
                 if (tmp_isrcode = fp_reg_disabled(f_2, 0, 0, 0))
                    disabled fp register fault(tmp isrcode, WRITE);
                 if (GR[r_3].nat || (!spill form && (FR[f_2] == NATVAL)))
                    register nat consumption fault(WRITE);
                 size = spill_form ? 16 : (integer_form ? 8 : fsz);
                 itype = WRITE;
                 if (size == 10) itype |= UNCACHE_OPT;
                 paddr = tlb translate(GR[r<sub>3</sub>], size, itype, PSR.cpl, &mattr, &tmp unused);
                 val = fp fr to mem format(FR[f_2], size, integer form);
                mem write(val, paddr, size, UM.be, mattr, UNORDERED, sthint);
                 alat inval multiple entries (paddr, size);
                 if (imm base update form) {
                    GR[r_3] = GR[r_3] + sign ext(imm_9, 9);
                    GR[r_3].nat = 0;
                    mem implicit prefetch(GR[r<sub>3</sub>], sthint, WRITE);
                 }
             }
Interruptions: Illegal Operation fault
                                                        Data NaT Page Consumption fault
             Disabled Floating-point Register fault
                                                        Data Key Miss fault
             Register NaT Consumption fault
                                                        Data Key Permission fault
             Unimplemented Data Address fault
```

Data Nested TLB fault Alternate Data TLB fault

Data Page Not Present fault

VHPT Data fault

Data TLB fault

Data Key Miss fault Data Key Permission fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

sub – Subtract

Format:	(qp) sub $r_1 = r_2, r_3$	register_form	A1
	(qp) sub $r_1 = r_2, r_3, 1$	minus1_form, register_form	A1
	(qp) sub $r_1 = imm_8, r_3$	imm8_form	A3

Description: The second source operand (and an optional constant 1) are subtracted from the first operand and the result placed in GR r_1 . In the register form the first operand is GR r_2 ; in the immediate form the first operand is taken from the sign-extended *imm*₈ encoding field.

The minus1_form is available only in the register_form (although the equivalent effect can be achieved by adjusting the immediate).

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    tmp_src = (register_form ? GR[r<sub>2</sub>] : sign_ext(imm<sub>8</sub>, 8));
    tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
    if (minus1_form)
        GR[r<sub>1</sub>] = tmp_src - GR[r<sub>3</sub>] - 1;
    else
        GR[r<sub>1</sub>] = tmp_src - GR[r<sub>3</sub>];
    GR[r<sub>1</sub>].nat = tmp_nat || GR[r<sub>3</sub>].nat;
}
```

sum – Set User Mask

Format:	(qp) sum imm ₂₄	M44
Description:	The <i>imm</i> ₂₄ operand is ORed with the user mask (PSR-the user mask. See Section 3.3.2, "Processor Status	
	PSR.up can only be set if the secure performance monotometer of the secure performance performance performance monotometer of the secure performan	onitor bit (PSR.sp) is zero.
Operation:	<pre>if (PR[qp]) { if (is_reserved_field(PSR_TYPE, PSR_UM, imm reserved_register_field_fault();</pre>	n ₂₄))
	<pre>if (imm₂₄{1}) PSR{1} = 1;) // be if (imm₂₄{2} && PSR.sp == 0) //non-se PSR{2} = 1;) // up if (imm₂₄{3}) PSR{3} = 1;) // ac if (imm₂₄{4}) PSR{4} = 1;) // mfl if (imm₂₄{5}) PSR{5} = 1;) // mfh }</pre>	cure perf monitor
Interruptions:	Reserved Register/Field fault	

Serialization: All user mask modifications are observed by the next instruction group.

sxt – Sign Extend

Format: $(qp) \text{ sxtxsz } r_1 = r_3$

Description: The value in GR r_3 is sign extended from the bit position specified by *xsz* and the result is placed in GR r_1 . The mnemonic values for *xsz* are given in Table 2-52.

Table 2-52.xsz Mnemonic Values

xsz Mnemonic	Bit Position
1	7
2	15
4	31

Operation:

if (PR[qp]) {
 check_target_register(r₁);

 $GR[r_1] = sign_ext(GR[r_3], xsz * 8);$ $GR[r_1].nat = GR[r_3].nat;$

```
}
```

Interruptions: Illegal Operation fault

129

sync — Memory Synchronization

Format: (qp) sync.i

Description: sync.i ensures that when previously initiated Flush Cache (fc, fc.i) operations issued by the local processor become visible to local data memory references, prior Flush Cache operations are also observed by the local processor instruction fetch stream. sync.i also ensures that at the time previously initiated Flush Cache (fc, fc.i) operations are observed on a remote processor by data memory references they are also observed by instruction memory references on the remote processor. sync.i is ordered with respect to all cache flush operations as observed by another processor. A sync.i and a previous fc must be in separate instruction groups. If semantically required, the programmer must explicitly insert ordered data references (acquire, release or fence type) to appropriately constrain sync.i (and hence fc and fc.i) visibility to the data stream on other processors.

 ${\tt sync.i}$ is used to maintain an ordering relationship between instruction and data caches on local and remote processors. An instruction serialize operation must be used to ensure synchronization initiated by ${\tt sync.i}$ on the local processor has been observed by a given point in program execution.

An example of self-modifying code (local processor):

```
//store into local instruction stream
                st [L1] = data
                fc.i Ll
                                 //flush stale datum from instruction/data cache
                                 //require instruction boundary between fc.i and sync.i
                ;;
                sync.i
                                 //ensure local and remote data/inst caches
                                 //are synchronized
                ;;
                srlz.i
                                 //ensure sync has been observed by the local processor,
                                 //ensure subsequent instructions observe
                ;;
                                 //modified memory
            L1: target
                                 //instruction modified
Operation:
            if (PR[qp]) {
                instruction synchronize();
            }
Interruptions: None
```

Volume 3: Instruction Reference

M24

tak — Translation Access Key

```
Format:
              (qp) tak r_1 = r_3
                                                                                                  M46
              The protection key for a given virtual address is obtained and placed in GR r_1.
Description:
              When PSR.dt is 1, the DTLB and the VHPT are searched for the virtual address specified
              by GR r_3 and the region register indexed by GR r_3 bits {63:61}. If a matching present
              translation is found, the protection key of the translation is placed in bits 31:8 of GR r_1.
              If a matching present translation is not found or if an unimplemented virtual address is
              specified by GR r_{3i} the value 1 is returned.
              When PSR.dt is 0, only the DTLB is searched, because the VHPT walker is disabled. If no
              matching present translation is found in the DTLB, the value 1 is returned.
              A translation with the NaTPage attribute is not treated differently and returns its key
              field.
              This instruction can only be executed at the most privileged level, and when PSR.vm is
              0.
Operation:
              if (PR[qp]) {
                  itype = NON ACCESS | TAK;
                  check target register (r_1);
                  if (PSR.cpl != 0)
                     privileged operation fault(itype);
                  if (GR[r_3].nat)
                     register nat consumption fault(itype);
                  if (PSR.vm == 1)
                     virtualization fault();
                  GR[r1] = tlb access key(GR[r3], itype);
                 GR[r_1].nat = 0;
```

Interruptions: Illegal Operation fault Privileged Operation fault Register NaT Consumption fault Virtualization fault

tbit — Test Bit

Format: (qp) tbit.trel.ctype $p_1, p_2 = r_3, pos_6$

Description: The bit specified by the pos_6 immediate is selected from GR r_3 . The selected bit forms a single bit result either complemented or not depending on the *trel* completer. This result is written to the two predicate register destinations p_1 and p_2 . The way the result is written to the destinations is determined by the compare type specified by *ctype*. See the Compare instruction and Table 2-15 on page 3:39.

The *trel* completer values .nz and .z indicate non-zero and zero sense of the test. For normal and unc types, only the .z value is directly implemented in hardware; the .nz value is actually a pseudo-op. For it, the assembler simply switches the predicate target specifiers and uses the implemented relation. For the parallel types, both relations are implemented in hardware.

Table 2-53. Test Bit Relations for Normal and unc tbits

trel	Test Relation	l	Pseudo-op of
nz	selected bit == 1	Z	$p_1 \leftrightarrow p_2$
z	selected bit == 0		

Table 2-54. Test Bit Relations for Parallel tbits

trel	Test Relation
nz	selected bit == 1
Z	selected bit == 0

If the two predicate register destinations are the same (p_1 and p_2 specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is set, or if the compare type is unc.

116

```
Operation:
             if (PR[qp]) {
                 if (p_1 == p_2)
                    illegal_operation_fault();
                 if (trel == 'nz')
                                                                     // 'nz' - test for 1
                    tmp\_rel = GR[r_3] \{pos_6\};
                                                                     // 'z' - test for 0
                 else
                    tmp_rel = !GR[r_3] \{ pos_6 \};
                 switch (ctype) {
                    case `and':
                                                                     // and-type compare
                        if (GR[r_3].nat || !tmp rel) {
                           PR[p_1] = 0;
                            PR[p_2] = 0;
                        }
                        break;
                    case 'or':
                                                                     // or-type compare
                        if (!GR[r_3].nat \&\& tmp rel) {
                           PR[p_1] = 1;
                           PR[p_2] = 1;
                        }
                        break;
                    case `or.andcm':
                                                                     // or.andcm-type compare
                        if (!GR[r_3].nat \&\& tmp rel) \{
                           PR[p_1] = 1;
                           PR[p_2] = 0;
                        }
                        break;
                    case 'unc':
                                                                     // unc-type compare
                                                                     // normal compare
                    default:
                        if (GR[r_3].nat) {
                            PR[p_1] = 0;
                            PR[p_2] = 0;
                        } else {
                           PR[p_1] = tmp_rel;
                           PR[p_2] = !tmp rel;
                        }
                        break;
                }
             } else {
                if (ctype == 'unc') {
                    if (p_1 == p_2)
                        illegal_operation_fault();
                    PR[p_1] = 0;
                    PR[p_2] = 0;
                 }
             }
```

tf – Test Feature

Format: (qp) tf.trel.ctype $p_1, p_2 = imm_5$

Description: The *imm*⁵ value (in the range of 32-63) selects the feature bit defined in Table 2-57 to be tested from the features vector in CPUID[4]. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details on CPUID registers. The selected bit forms a single-bit result either complemented or not depending on the *trel* completer. This result is written to the two predicate register destinations p_1 and p_2 . The way the result is written to the destinations is determined by the compare type specified by *ctype*. See the Compare instruction and Table 2-15 on page 3:39.

The *trel* completer values .nz and .z indicate non-zero and zero sense of the test. For normal and unc types, only the .z value is directly implemented in hardware; the .nz value is actually a pseudo-op. For it, the assembler simply switches the predicate target specifiers and uses the implemented relation. For the parallel types, both relations are implemented in hardware.

Table 2-55. Test Feature Relations for Normal and unc tf

trel	Test Relation	Pseudo-op of	
nz	selected feature available	Z	$p_1 \leftrightarrow p_2$
z	selected feature unavailable		

Table 2-56. Test Feature Relations for Parallel tf

trel	Test Relation
nz	selected feature available
Z	selected feature unavailable

If the two predicate register destinations are the same (p_1 and p_2 specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is set or the compare type is unc.

Table 2-57. Test Feature Features Assignment

imm ₅	Feature Symbol	Feature
32	@clz	clz feature
33	@mpy	mpy4, mpyshl4 feature
34 - 63	none	Not currently defined

130

```
Operation:
            if (PR[qp]) {
                if (p_1 == p_2)
                    illegal_operation_fault();
                tmp_rel = (psr.vm && pal_vp_env_enabled() && VAC.a_tf) ?
                           vcpuid[4]{imm5} : cpuid[4]{imm5};
                                                               // 'z' - test for 0, not 1 \,
                if (trel == 'z')
                    tmp_rel = !tmp_rel;
                switch (ctype) {
                    case `and':
                                                               // and-type compare
                       if (!tmp rel) {
                          PR[p_1] = 0;
                          PR[p_2] = 0;
                       }
                       break;
                    case 'or':
                                                               // or-type compare
                       if (tmp rel) {
                           PR[p_1] = 1;
                          PR[p_2] = 1;
                       }
                       break;
                    case `or.andcm':
                                                               // or.andcm-type compare
                       if (tmp rel) {
                          PR[p_1] = 1;
                           PR[p_2] = 0;
                       }
                       break;
                    case 'unc':
                                                               // unc-type compare
                    default:
                                                               // normal compare
                       PR[p_1] = tmp_rel;
                       PR[p_2] = !tmp_rel;
                       break;
                }
            } else {
                if (ctype == 'unc') {
                    if (p_1 == p_2)
                       illegal_operation_fault();
                   PR[p_1] = 0;
                   PR[p_2] = 0;
                }
            }
```

```
Interruptions: Illegal Operation fault
```

thash — Translation Hashed Entry Address

Format: (*qp*) thash $r_1 = r_3$

Description: A Virtual Hashed Page Table (VHPT) entry address is generated based on the specified virtual address and the result is placed in GR r_1 . The virtual address is specified by GR r_3 and the region register selected by GR r_3 bits {63:61}.

If thash is given a NaT input argument or an unimplemented virtual address as an input, the resulting target register value is undefined, and its NaT bit is set to one.

When the processor is configured to use the region-based short format VHPT (PTA.vf=0), the value returned by thash is defined by the architected short format hash function. See Section 4.1.5.3, "Region-based VHPT Short Format" on page 2:63.

When the processor is configured to use the long format VHPT (PTA.vf=1), thash performs an implementation-specific long format hash function on the virtual address to generate a hash index into the long format VHPT.

In the long format, a translation in the VHPT must be uniquely identified by its hash index generated by this instruction and the hash tag produced from the ttag instruction.

The hash function must use all implemented region bits and only virtual address bits $\{60:0\}$ to determine the offset into the VHPT. Virtual address bits $\{63:61\}$ are used only by the short format hash to determine the region of the VHPT.

This instruction must be implemented on all processor models, even processor models that do not implement a VHPT walker.

This instruction can only be executed when PSR.vm is 0.

```
Operation:
              if (PR[qp]) {
                  check target register (r_1);
                  if (PSR.vm == 1)
                      virtualization fault();
                  if (GR[r<sub>3</sub>].nat || unimplemented virtual address(GR[r<sub>3</sub>], PSR.vm)) {
                      GR[r_1] = undefined();
                      GR[r_1].nat = 1;
                  } else {
                      tmp vr = GR[r_3] \{ 63:61 \};
                      tmp va = GR[r_3]{60:0};
                      GR[r<sub>1</sub>] = tlb_vhpt_hash(tmp_vr, tmp_va, RR[tmp_vr].rid,
                                                RR[tmp vr].ps);
                      GR[r_1].nat = 0;
                  }
              }
```

Interruptions: Illegal Operation fault

Virtualization fault

M46

tnat – Test NaT

Format: (qp) tnat.trel.ctype $p_1, p_2 = r_3$

Description: The NaT bit from GR r_3 forms a single bit result, either complemented or not depending on the *trel* completer. This result is written to the two predicate register destinations, p_1 and p_2 . The way the result is written to the destinations is determined by the compare type specified by *ctype*. See the Compare instruction and Table 2-15 on page 3:39.

The *trel* completer values .nz and .z indicate non-zero and zero sense of the test. For normal and unc types, only the .z value is directly implemented in hardware; the .nz value is actually a pseudo-op. For it, the assembler simply switches the predicate target specifiers and uses the implemented relation. For the parallel types, both relations are implemented in hardware.

Table 2-58.Test NaT Relations for Normal and unc tnats

trel	Test Relation	Pseudo-op of	
nz	selected bit == 1	Z	$p_1 \leftrightarrow p_2$
z	selected bit == 0		

Table 2-59. Test NaT Relations for Parallel tnats

trel	Test Relation
nz	selected bit == 1
Z	selected bit == 0

If the two predicate register destinations are the same (p_1 and p_2 specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is set, or if the compare type is unc.

```
Operation:
            if (PR[qp]) {
                if (p_1 == p_2)
                   illegal_operation_fault();
                if (trel == 'nz')
                                                                   // 'nz' - test for 1
                  tmp_rel = GR[r_3].nat;
                                                                   // 'z' - test for 0
                else
                   tmp_rel = !GR[r_3].nat;
                switch (ctype) {
                    case `and':
                                                                   // and-type compare
                       if (!tmp rel) {
                          PR[p_1] = 0;
                          PR[p_2] = 0;
                       }
                       break;
                    case 'or':
                                                                   // or-type compare
                       if (tmp rel) {
                          PR[p_1] = 1;
                          PR[p_2] = 1;
                       }
                       break;
                    case `or.andcm':
                                                                   // or.andcm-type compare
                       if (tmp rel) {
                          PR[p_1] = 1;
                          PR[p_2] = 0;
                       }
                       break;
                    case 'unc':
                                                                   // unc-type compare
                                                                   // normal compare
                    default:
                       PR[p_1] = tmp_rel;
                       PR[p_2] = !tmp rel;
                       break;
                }
            } else {
                if (ctype == 'unc') {
                    if (p_1 == p_2)
                       illegal operation fault();
                    PR[p_1] = 0;
                    PR[p_2] = 0;
                }
             }
```

tpa — Translate to Physical Address

Unimplemented Data Address fault

Virtualization fault

Data Nested TLB fault

Format: (*qp*) tpa $r_1 = r_3$ M46 **Description:** The physical address for the virtual address specified by GR r_3 is obtained and placed in GR *r*₁. When PSR.dt is 1, the DTLB and the VHPT are searched for the virtual address specified by GR r_3 and the region register indexed by GR r_3 bits {63:61}. If a matching present translation is found the physical address of the translation is placed in GR r_1 . If a matching present translation is not found the appropriate TLB fault is taken. When PSR.dt is 0, only the DTLB is searched, because the VHPT walker is disabled. If no matching present translation is found in the DTLB, an Alternate Data TLB fault is raised if psr.ic is one or a Data Nested TLB fault is raised if psr.ic is zero. If this instruction faults, then it will set the non-access bit in the ISR. The ISR read and write bits are not set. This instruction can only be executed at the most privileged level, and when PSR.vm is 0. **Operation:** if (PR[qp]) { itype = NON ACCESS | TPA; check target register(r_1); if (PSR.cpl != 0) privileged operation fault(itype); if $(GR[r_3].nat)$ register nat consumption fault(itype); $GR[r_1] = tlb translate nonaccess(GR[r_3], itype);$ $GR[r_1]$.nat = 0; Interruptions: Illegal Operation fault Alternate Data TLB fault Privileged Operation fault VHPT Data fault Register Nat Consumption fault Data TLB fault

Data Page Not Present fault

Data NaT Page Consumption fault

ttag — Translation Hashed Entry Tag

Format: (*qp*) ttag $r_1 = r_3$

Description: A tag used for matching during searches of the long format Virtual Hashed Page Table (VHPT) is generated and placed in GR r_1 . The virtual address is specified by GR r_3 and the region register selected by GR r_3 bits {63:61}.

If ttag is given a NaT input argument or an unimplemented virtual address as an input, the resulting target register value is undefined, and its NaT bit is set to one.

The tag generation function generates an implementation-specific long format VHPT tag. The tag generation function must use all implemented region bits and only virtual address bits {60:0}. PTA.vf is ignored by this instruction.

A translation in the long format VHPT must be uniquely identified by its hash index generated by the thash instruction and the tag produced from this instruction.

This instruction must be implemented on all processor models, even processor models that do not implement a VHPT walker.

This instruction can only be executed when PSR.vm is 0.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    if (PSR.vm == 1)
        virtualization_fault();
    if (GR[r<sub>3</sub>].nat || unimplemented_virtual_address(GR[r<sub>3</sub>], PSR.vm)) {
        GR[r<sub>1</sub>] = undefined();
        GR[r<sub>1</sub>].nat = 1;
    } else {
        tmp_vr = GR[r<sub>3</sub>]{63:61};
        tmp_va = GR[r<sub>3</sub>]{60:0};
        GR[r<sub>1</sub>] = tlb_vhpt_tag(tmp_va, RR[tmp_vr].rid, RR[tmp_vr].ps);
        GR[r<sub>1</sub>].nat = 0;
    }
}
```

Interruptions: Illegal Operation fault

Virtualization fault

M46

unpack – Unpack

Format:	(qp) unpack1.h $r_1 = r_2, r_3$	one_byte_form, high_form	12
	(qp) unpack2.h $r_1 = r_2, r_3$	two_byte_form, high_form	12
	(qp) unpack4.h $r_1 = r_2, r_3$	four_byte_form, high_form	12
	(qp) unpack1.1 $r_1 = r_2, r_3$	one_byte_form, low_form	12
	(qp) unpack2.1 $r_1 = r_2, r_3$	two_byte_form, low_form	12
	(<i>qp</i>) unpack4.1 $r_1 = r_2, r_3$	four_byte_form, low_form	12

Description: The data elements of GR r_2 and r_3 are unpacked, and the result placed in GR r_1 . In the high_form, the most significant elements of each source register are selected, while in the low_form the least significant elements of each source register are selected. Elements are selected alternately from the source registers.



Figure 2-45. Unpack Operation

```
Operation:
             if (PR[qp]) {
                 check_target_register(r_1);
                 if (one_byte_form) {
                                                                       // one-byte elements
                     x[0] = GR[r_2] \{7:0\};
                                               y[0] = GR[r_3] \{7:0\};
                     x[1] = GR[r_2] \{15:8\};
                                               y[1] = GR[r_3] \{15:8\};
                                             y[2] = GR[r_3]{23:16};
                     x[2] = GR[r_2] \{23:16\};
                     x[3] = GR[r_2] \{31:24\};
                                              y[3] = GR[r_3] \{31:24\};
                     x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
                     x[5] = GR[r_2] \{47:40\}; \quad y[5] = GR[r_3] \{47:40\};
                     x[6] = GR[r_2] \{55:48\}; y[6] = GR[r_3] \{55:48\};
                     x[7] = GR[r_2] \{63:56\}; \quad y[7] = GR[r_3] \{63:56\};
                     if (high form)
                        GR[r_1] = concatenate8(x[7], y[7], x[6], y[6],
                                                   x[5], y[5], x[4], y[4]);
                     else // low form
                        GR[r_1] = concatenate8(x[3], y[3], x[2], y[2],
                                                   x[1], y[1], x[0], y[0]);
                 } else if (two byte form) {
                                                                       // two-byte elements
                                             y[0] = GR[r_3]{15:0};
                     x[0] = GR[r_2] \{15:0\};
                     x[1] = GR[r_2] \{31:16\};
                                              y[1] = GR[r_3] \{31:16\};
                     x[2] = GR[r_2] \{47:32\}; \quad y[2] = GR[r_3] \{47:32\};
                     x[3] = GR[r_2] \{63:48\}; \quad y[3] = GR[r_3] \{63:48\};
                     if (high form)
                        GR[r_1] = concatenate4(x[3], y[3], x[2], y[2]);
                     else // low form
                        GR[r_1] = concatenate4(x[1], y[1], x[0], y[0]);
                 } else {
                                                                       // four-byte elements
                                              y[0] = GR[r_3] \{31:0\};
                     x[0] = GR[r_2] \{31:0\};
                     x[1] = GR[r_2] \{63:32\};
                                               y[1] = GR[r_3] \{63:32\};
                     if (high_form)
                        GR[r_1] = concatenate2(x[1], y[1]);
                     else // low form
                        GR[r_1] = concatenate2(x[0], y[0]);
                 }
                 GR[r_1].nat = GR[r_2].nat || GR[r_3].nat;
             }
```

vmsw — Virtual Machine Switch

Format:	vmsw.0 vmsw.1	zero_form one_form	B8 B8		
Description:	This instruction sets the PSR.vm bit to the specified value. This instruction can be used to implement transitions to/from virtual machine mode without the overhead of an interruption.				
	If instruction address translation is enabled and the page containing the $vmsw$ instruction has access rights equal to 7, then the new value is written to the PSR.vm bit. In the zero_form, PSR.vm is set to 0, and in the one_form, PSR.vm is set to 1.				
	Instructions after the $vmsw$ instruction in the same instruction group may be executed with the old or new value of PSR.vm. Instructions in subsequent instruction groups will be executed with PSR.vm equal to the new value.				
	If the above conditions are not met, this inst	ruction takes a Virtualization fault.			
	This instruction can only be executed at the most privileged level. This instruction cannot be predicated.				
	s not implemented, this instruction ta ut either virtual machine features or takes Virtualization fault when exect	the			
Operation:	<pre>if (!implemented_vm()) illegal_operation fault();</pre>				
	<pre>if (!(PSR.it == 1 && itlb_ar() == 7) virtualization_fault();</pre>	<pre>vm_disabled() vmsw_disabled(</pre>))		
	<pre>if (zero_form) { PSR.vm = 0;</pre>				
	}				
	else { PSR.vm = 1;				
	}				
Interruptions:	Illegal Operation fault Privileged Operation fault	Virtualization fault			

xchg – Exchange

Format: (*qp*) xchgsz.*ldhint* $r_1 = [r_3], r_2$

Description: A value consisting of *sz* bytes is read from memory starting at the address specified by the value in GR r_3 . The least significant *sz* bytes of the value in GR r_2 are written to memory starting at the address specified by the value in GR r_3 . The value read from memory is then zero extended and placed in GR r_1 and the NaT bit corresponding to GR r_1 is cleared. The values of the *sz* completer are given in Table 2-60.

If the address specified by the value in GR r_3 is not naturally aligned to the size of the value being accessed in memory, an Unaligned Data Reference fault is taken independent of the state of the User Mask alignment checking bit, UM.ac (PSR.ac in the Processor Status Register).

Both read and write access privileges for the referenced page are required.

sz Completer	Bytes Accessed
1	1 byte
2	2 bytes
4	4 bytes
8	8 bytes

Table 2-60.Memory Exchange Size

The exchange is performed with acquire semantics, i.e., the memory read/write is made visible prior to all subsequent data memory accesses. See Section 4.4.7, "Sequentiality Attribute and Ordering" on page 2:82 for details on memory ordering.

The memory read and write are guaranteed to be atomic.

This instruction is only supported to cacheable pages with write-back write policy. Accesses to NaTPages cause a Data NaT Page Consumption fault. Accesses to pages with other memory attributes cause an Unsupported Data Reference fault.

The value of the *ldhint* completer specifies the locality of the memory access. The values of the *ldhint* completer are given in Table 2-34 on page 3:152. Locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

```
Operation:
             if (PR[qp]) {
                 check target register (r_1);
                 if (GR[r_3].nat || GR[r_2].nat)
                     register nat consumption fault (SEMAPHORE);
                 paddr = tlb translate(GR[r<sub>3</sub>], sz, SEMAPHORE, PSR.cpl, &mattr,
                                          &tmp unused);
                 if (!ma_supports_semaphores(mattr))
                     unsupported data reference fault(SEMAPHORE, GR[r<sub>3</sub>]);
                 val = mem xchg(GR[r<sub>2</sub>], paddr, sz, UM.be, mattr, ACQUIRE, ldhint);
                 alat_inval_multiple_entries(paddr, sz);
                 GR[r_1] = zero ext(val, sz * 8);
                 GR[r_1].nat = 0;
              }
Interruptions: Illegal Operation fault
                                                           Data Key Miss fault
             Register NaT Consumption fault
                                                           Data Key Permission fault
             Unimplemented Data Address fault
                                                          Data Access Rights fault
             Data Nested TLB fault
                                                          Data Dirty Bit fault
             Alternate Data TLB fault
                                                          Data Access Bit fault
             VHPT Data fault
                                                          Data Debug fault
                                                           Unaligned Data Reference fault
             Data TLB fault
                                                          Unsupported Data Reference fault
```

Data Page Not Present fault Data NaT Page Consumption fault

xma — Fixed-Point Multiply Add

Format:	(qp) xma.l $f_1 = f_3, f_4, f_2$	low_form	F2
	(qp) xma.lu $f_1 = f_3, f_4, f_2$	pseudo-op of: (qp) xma.l $f_1 = f_3, f_4, f_2$	
	(qp) xma.h $f_1 = f_3, f_4, f_2$	high_form	F2
	(qp) xma.hu $f_1 = f_3, f_4, f_2$	high_unsigned_form	F2

Description: Two source operands (FR f_3 and FR f_4) are treated as either signed or unsigned integers and multiplied. The third source operand (FR f_2) is zero extended and added to the product. The upper or lower 64 bits of the resultant sum are selected and placed in FR f_1 .

In the high_unsigned_form, the significand fields of FR f_3 and FR f_4 are treated as unsigned integers and multiplied to produce a full 128-bit unsigned result. The significand field of FR f_2 is zero extended and added to the product. The most significant 64-bits of the resultant sum are placed in the significand field of FR f_1 .

In the high_form, the significand fields of FR f_3 and FR f_4 are treated as signed integers and multiplied to produce a full 128-bit signed result. The significand field of FR f_2 is zero extended and added to the product. The most significant 64-bits of the resultant sum are placed in the significand field of FR f_1 .

In the other forms, the significand fields of FR f_3 and FR f_4 are treated as signed integers and multiplied to produce a full 128-bit signed result. The significand field of FR f_2 is zero extended and added to the product. The least significant 64-bits of the resultant sum are placed in the significand field of FR f_1 .

In all forms, the exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0).

Note: f1 as an operand is not an integer 1; it is just the register file format's 1.0 value.

In all forms, if any of FR f_3 , FR f_4 , or FR f_2 is a NaTVal, FR f_1 is set to NaTVal instead of the computed result.

```
Operation:
             if (PR[qp]) {
                 fp_check_target_register(f1);
                 if (tmp_isrcode = fp_reg_disabled(f_1, f_2, f_3, f_4))
                     disabled_fp_register_fault(tmp_isrcode, 0);
                 if (fp is natval(FR[f_2]) || fp is natval(FR[f_3]) ||
                     fp_is_natval(FR[f_4]))  {
                     FR[f_1] = NATVAL;
                 } else {
                     if (low_form || high_form)
                         tmp res 128 =
                             fp I64 x I64 to I128(FR[f<sub>3</sub>].significand, FR[f<sub>4</sub>].significand);
                     else // high unsigned form
                         tmp res 128 =
                             fp_U64_x_U64_to_U128(FR[f<sub>3</sub>].significand, FR[f<sub>4</sub>].significand);
                     tmp res 128 =
                         fp U128 add(tmp res 128, fp U64 to U128(FR[f<sub>2</sub>].significand));
                     if (high form || high unsigned form)
                         FR[f<sub>1</sub>].significand = tmp_res_128.hi;
                     else // low_form
                         FR[f_1].significand = tmp_res_128.lo;
                     FR[f_1].exponent = FP INTEGER EXP;
                     FR[f_1].sign = FP SIGN POSITIVE;
                 }
                 fp\_update\_psr(f_1);
              }
```

Interruptions: Disabled Floating-point Register fault

xmpy — Fixed-Point Multiply

Format:	(qp) xmpy.l $f_1 = f_3, f_4$	pseudo-op of: (qp) xma.l $f_1 = f_3, f_4, f_0$
	(<i>qp</i>) xmpy.lu $f_1 = f_3, f_4$	pseudo-op of: (qp) xma.l $f_1 = f_3, f_4, f_0$
	(qp) xmpy.h $f_1 = f_3, f_4$	pseudo-op of: (qp) xma.h $f_1 = f_3, f_4$ f0
	(qp) xmpy.hu $f_1 = f_3, f_4$	pseudo-op of: (qp) xma.hu $f_1 = f_3, f_4, f_0$

Description: Two source operands (FR f_3 and FR f_4) are treated as either signed or unsigned integers and multiplied. The upper or lower 64 bits of the resultant product are selected and placed in FR f_1 .

In the high_unsigned_form, the significand fields of FR f_3 and FR f_4 are treated as unsigned integers and multiplied to produce a full 128-bit unsigned result. The most significant 64-bits of the resultant product are placed in the significand field of FR f_1 .

In the high_form, the significand fields of FR f_3 and FR f_4 are treated as signed integers and multiplied to produce a full 128-bit signed result. The most significant 64-bits of the resultant product are placed in the significand field of FR f_1 .

In the other forms, the significand fields of FR f_3 and FR f_4 are treated as signed integers and multiplied to produce a full 128-bit signed result. The least significant 64-bits of the resultant product are placed in the significand field of FR f_1 .

In all forms, the exponent field of FR f_1 is set to the biased exponent for 2.0⁶³ (0x1003E) and the sign field of FR f_1 is set to positive (0). Note: f1 as an operand is not an integer 1; it is just the register file format's 1.0 value.

Operation: See "xma - Fixed-Point Multiply Add" on page 3:276.

Format:	$(qp) \text{ xor } r_1 = r_2, r_3$	register_form	A1
	(qp) XOT $r_1 = imm_8, r_3$	imm8_form	A3

Description: The two source operands are logically XORed and the result placed in GR r_1 . In the register_form the first operand is GR r_2 ; in the imm8_form the first operand is taken from the *imm*₈ encoding field.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    tmp_src = (register_form ? GR[r<sub>2</sub>] : sign_ext(imm<sub>8</sub>, 8));
    tmp_nat = (register_form ? GR[r<sub>2</sub>].nat : 0);
    GR[r<sub>1</sub>] = tmp_src ^ GR[r<sub>3</sub>];
    GR[r<sub>1</sub>].nat = tmp_nat || GR[r<sub>3</sub>].nat;
}
```
zxt – Zero Extend

Format: $(qp) \ zxtxsz \ r_1 = r_3$

Description: The value in GR r_3 is zero extended above the bit position specified by xsz and the result is placed in GR r_1 . The mnemonic values for xsz are given in Table 2-52 on page 3:258.

```
Operation: if (PR[qp]) {
    check_target_register(r<sub>1</sub>);
    GR[r<sub>1</sub>] = zero_ext(GR[r<sub>3</sub>], xsz * 8);
    GR[r<sub>1</sub>].nat = GR[r<sub>3</sub>].nat;
}
```

Interruptions: Illegal Operation fault

§

129

This chapter contains a table of all pseudo-code functions used on the Itanium instruction pages.

Table 3-1. Pseudo-code Functions

Function	Operation
xxx_fault(parameters)	There are several fault functions. Each fault function accepts parameters specific to the fault, e.g., exception code values, virtual addresses, etc. If the fault is deferred for speculative load exceptions the fault function will return with a deferral indication. Otherwise, fault routines do not return and terminate the instruction sequence.
xxx_trap(parameters)	There are several trap functions. Each trap function accepts parameters specific to the trap, e.g., trap code values, virtual addresses, etc. Trap routines do not return.
acceptance_fence()	Ensures prior data memory references to uncached ordered-sequential memory pages are "accepted" before subsequent data memory references are performed by the processor.
alat_cmp(rtype, raddr)	Returns a one if the implementation finds an ALAT entry which matches the register type specified by rtype and the register address specified by raddr, else returns zero. This function is implementation specific. Note that an implementation may optionally choose to return zero (indicating no match) even if a matching entry exists in the ALAT. This provides implementation flexibility in designing fast ALAT lookup circuits.
alat_frame_update(delta_bof, delta_sof)	Notifies the ALAT of a change in the bottom of frame and/or size of frame. This allows management of the ALAT's tag bits or other management functions it might need.
alat_inval()	Invalidate all entries in the ALAT.
alat_inval_multiple_entries(paddr, size)	The ALAT is queried using the physical memory address specified by $\tt paddr$ and the access size specified by $\tt size$. All matching ALAT entries are invalidated. No value is returned.
alat_inval_single_entry(rtype, rega)	The ALAT is queried using the register type specified by $rtype$ and the register address specified by $rega$. At most one matching ALAT entry is invalidated. No value is returned.
alat_read_memory_on_hit(ldtype, rtype, raddr)	Returns a one if the implementation requires that the requested check load should perform a memory access (requires prior address translation); returns a zero otherwise.
alat_translate_address_on_hit(ldtype, rtype, raddr)	Returns a one if the implementation requires that the requested check load should translate the source address and take associated faults; returns a zero otherwise.
alat_write(ldtype, rtype, raddr, paddr, size)	Allocates a new ALAT entry or updates an existing entry using the load type specified by ldtype, the register type specified by rtype, the register address specified by raddr, the physical memory address specified by paddr, and the access size specified by size. No value is returned. This function guarantees that at most only one ALAT entry exists for a given raddr. Based on the load type ldtype, if a ld.c.nc, ldf.c.nc, or ldfp.c.nc instruction's raddr matches an existing ALAT entry's register tag, but the instruction's size and/or paddr are different than that of the existing entry's, then this function may either preserve the existing entry, or invalidate it and write a new entry with the instruction's specified size and paddr.
align_to_size_boundary(vaddr, size)	Returns vaddr aligned to the boundary specified by size.
branch_predict(wh, ih, ret, target, tag)	Implementation-dependent routine which updates the processor's branch prediction structures.

Table 3-1.	Pseudo-code	Functions	(Continued)
------------	-------------	-----------	-------------

Function	Operation
check_branch_implemented(check_type)	Implementation-dependent routine which returns TRUE or FALSE, depending on whether a failing check instruction causes a branch (TRUE), or a Speculative Operation fault (FALSE). The result may be different for different types of check instructions: CHKS_GENERAL, CHKS_FLOAT, CHKA_GENERAL, CHKA_FLOAT. In addition, the result may depend on other implementation-dependent parameters.
check_probe_virtualization_fault(type, cpl)	If implemented, this function may raise virtualization faults for specific probe instructions. Please refer to the instruction page for probe instruction for details.
check_target_register(r1)	If the $r1$ argument specifies an out-of-frame stacked register (as defined by CFM) or $r1$ specifies GR0, an Illegal Operation fault is delivered, and this function does not return.
check_target_register_sof(r1, newsof)	If the r1 argument specifies an out-of-frame stacked register (as defined by the $newsof$ argument) or r1 specifies GR0, an Illegal Operation fault is delivered and this function does not return.
concatenate2(x1, x2)	Concatenates the lower 32 bits of the 2 arguments, and returns the 64-bit result.
concatenate4(x1, x2, x3, x4)	Concatenates the lower 16 bits of the 4 arguments, and returns the 64-bit result.
concatenate8(x1, x2, x3, x4, x5, x6, x7, x8)	Concatenates the lower 8 bits of the 8 arguments, and returns the 64-bit result.
data_serialize()	Ensures all prior register updates with side-effects are observed before subsequent execution and data memory references are performed.
deliver_unmasked_pending_interrupt()	This implementation-specific function checks whether any unmasked external interrupts are pending, and if so, transfers control to the external interrupt vector.
execute_hint(hint)	Executes the hint specified by hint.
fadd(fp_dp, fr2)	Adds a floating-point register value to the infinitely precise product and return the infinitely precise sum, ready for rounding.
<pre>fcmp_exception_fault_check(f2, f3, frel, sf, *tmp_fp_env)</pre>	Checks for all floating-point faulting conditions for the fcmp instruction.
<pre>fcvt_fx_exception_fault_check(fr2, signed_form, trunc_form, sf *tmp_fp_env)</pre>	Checks for all floating-point faulting conditions for the fcvt.fx, fcvt.fxu, fcvt.fx.trunc and fcvt.fxu.trunc instructions. It propagates NaNs.
<pre>fma_exception_fault_check(f2, f3, f4, pc, sf, *tmp_fp_env)</pre>	Checks for all floating-point faulting conditions for the fma instruction. It propagates NaNs and special IEEE results.
<pre>fminmax_exception_fault_check(f2, f3, sf,</pre>	Checks for all floating-point faulting conditions for the famax, famin, fmax, and fmin instructions.
fms_fnma_exception_fault_check(f2, f3, f4, pc, sf, *tmp_fp_env)	Checks for all floating-point faulting conditions for the fms and fnma instructions. It propagates NaNs and special IEEE results.
fmul(fr3, fr4)	Performs an infinitely precise multiply of two floating-point register values.
followed_by_stop()	Returns TRUE if the current instruction is followed by a stop; otherwise, returns FALSE.
fp_check_target_register(f1)	If the specified floating-point register identifier is 0 or 1, this function causes an illegal operation fault.
fp_decode_fault(tmp_fp_env)	Returns floating-point exception fault code values for ISR.code.
fp_decode_traps(tmp_fp_env)	Returns floating-point trap code values for ISR.code.
fp_equal(fr1, fr2)	IEEE standard equality relationship test.
fp_fr_to_mem_format(freg, size)	Converts a floating-point value in register format to floating-point memory format. It assumes that the floating-point value in the register has been previously rounded to the correct precision which corresponds with the $size$ parameter.
fp_ieee_recip(num, den)	Returns the true quotient for special sets of operands, or an approximation to the reciprocal of the divisor to be used in the software divide algorithm.
fp_ieee_recip_sqrt(root)	Returns the true square root result for special operands, or an approximation to the reciprocal square root to be used in the software square root algorithm.
fp_is_nan(freg)	Returns true when floating register contains a NaN.

Table 3-1.	Pseudo-code	Functions	(Continued)
------------	-------------	-----------	-------------

Function	Operation
fp_is_nan_or_inf(freg)	Returns true if the floating-point exception_fault_check functions returned a IEEE fault disabled default result or a propagated NaN.
fp_is_natval(freg)	Returns true when floating register contains a NaTVal
fp_is_normal(freg)	Returns true when floating register contains a normal number.
fp_is_pos_inf(freg)	Returns true when floating register contains a positive infinity.
fp_is_qnan(freg)	Returns true when floating register contains a quiet NaN.
fp_is_snan(freg)	Returns true when floating register contains a signalling NaN.
fp_is_unorm(freg)	Returns true when floating register contains an unnormalized number.
fp_is_unsupported(freg)	Returns true when floating register contains an unsupported format.
fp_less_than(fr1, fr2)	IEEE standard less-than relationship test.
fp_lesser_or_equal(fr1, fr2)	IEEE standard less-than or equal-to relationship test
fp_mem_to_fr_format(mem, size)	Converts a floating-point value in memory format to floating-point register format.
fp_normalize(fr1)	Normalizes an unnormalized fp value. This function flushes to zero any unnormal values which can not be represented in the register file
fp_raise_fault(tmp_fp_env)	Checks the local instruction state for any faulting conditions which require an interruption to be raised.
fp_raise_traps(tmp_fp_env)	Checks the local instruction state for any trapping conditions which require an interruption to be raised.
fp_reg_bank_conflict(f1, f2)	Returns true if the two specified FRs are in the same bank.
fp_reg_disabled(f1, f2, f3, f4)	Check for possible disabled floating-point register faults.
fp_reg_read(freg)	Reads the FR and gives canonical double-extended denormals (and pseudo-denormals) their true mathematical exponent. Other classes of operands are unaltered.
fp_unordered(fr1, fr2)	IEEE standard unordered relationship
fp_update_fpsr(sf, tmp_fp_env)	Copies a floating-point instruction's local state into the global FPSR.
fp_update_psr(dest_freg)	Conditionally sets PSR.mfl or PSR.mfh based on dest_freg.
<pre>fpcmp_exception_fault_check(f2, f3, frel, sf, *tmp_fp_env)</pre>	Checks for all floating-point faulting conditions for the fpcmp instruction.
fpcvt_exception_fault_check(f2, signed_form, trunc_form, sf, *tmp_fp_env)	Checks for all floating-point faulting conditions for the fpcvt.fx, fpcvt.fxu, fpcvt.fx.trunc, and fpcvt.fxu.trunc instructions. It propagates NaNs.
fpma_exception_fault_check(f2, f3, f4, sf, *tmp_fp_env)	Checks for all floating-point faulting conditions for the $\tt fpma$ instruction. It propagates NaNs and special IEEE results.
<pre>fpminmax_exception_fault_check(f2, f3, sf, *tmp_fp_env)</pre>	Checks for all floating-point faulting conditions for the fpmin, fpmax, fpamin and fpamax instructions.
fpms_fpnma_exception_fault_check(f2, f3, f4, sf, *tmp_fp_env)	Checks for all floating-point faulting conditions for the $\tt fpms$ and $\tt fpnma$ instructions. It propagates NaNs and special IEEE results.
fprcpa_exception_fault_check(f2, f3, sf, *tmp_fp_env, *limits_check)	Checks for all floating-point faulting conditions for the fprcpa instruction. It propagates NaNs and special IEEE results. It also indicates operand limit violations.
fprsqrta_exception_fault_check(f3, sf, *tmp_fp_env, *limits_check)	Checks for all floating-point faulting conditions for the fprsqrta instruction. It propagates NaNs and special IEEE results. It also indicates operand limit violations.
frcpa_exception_fault_check(f2, f3, sf, *tmp_fp_env)	Checks for all floating-point faulting conditions for the frcpa instruction. It propagates NaNs and special IEEE results.
frsqrta_exception_fault_check(f3, sf, *tmp_fp_env)	Checks for all floating-point faulting conditions for the frsqrta instruction. It propagates NaNs and special IEEE results
<pre>ignored_field_mask(regclass, reg, value)</pre>	Boolean function that returns value with bits cleared to 0 corresponding to ignored

Function	Operation
impl_check_mov_itir()	Implementation-specific function that returns TRUE if ITIR is checked for reserved fields and encodings on a mov to ITIR instruction.
impl_check_mov_psr_l(gr)	Implementation-specific function to check bits {63:32} of gr corresponding to reserved fields of the PSR for Reserved Register/Field fault.
impl_check_tlb_itir()	Implementation-specific function that returns TRUE if all fields of ITIR are checked for reserved encodings on a TLB insert instruction regardless of whether the translation is present.
impl_gitc_enable()	Implementation-specific function that indicates whether guest MOV-from-AR.ITC optimization is enabled.
impl_ia32_ar_reserved_ignored(ar3)	Implementation-specific function which indicates how the reserved and ignored fields in the specified IA-32 application register, ar3, behave. If it returns FALSE, the reserved and/or ignored bits in the specified application register can be written, and when read they return the value most-recently written. If it returns TRUE, attempts to write a non-zero value to a reserved field in the specified application register cause a Reserved Register/Field fault, and reads return 0; writing to an ignored field in the specified application register is ignored, and reads return the constant value defined for that field.
impl_iib()	Implementation-specific function which indicates whether Interruption Instruction Bundle registers (IIB0-1) are implemented.
impl_itir_cwi_mask()	Implementation-specific function that either returns the value passed to it or the value passed to it masked with zeros in bit positions {63:32} and/or {1:0}.
impl_ito()	Implementation-specific function which indicates whether Interval Timer Offset (ITO) register is implemented.
impl_probe_intercept()	Implementation-specific function indicates whether probe interceptions are supported.
impl_ruc()	Implementation-specific function which indicates whether Resource Utilization Counter (RUC) application register is implemented.
impl_uia_fault_supported()	Implementation-specific function that either returns TRUE if the processor reports unimplemented instruction addresses with an Unimplemented Instruction Address fault, and returns FALSE if the processor reports them with an Unimplemented Instruction Address trap.
implemented_vm()	Returns TRUE if the processor implements the PSR.vm bit (regardless of whether virtual machine features are enabled or disabled).
instruction_implemented(inst)	Implementation-dependent routine which returns TRUE or FALSE, depending on whether inst is implemented.
instruction_serialize()	Ensures all prior register updates with side-effects are observed before subsequent instruction and data memory references are performed. Also ensures prior SYNC.i operations have been observed by the instruction cache.
instruction_synchronize()	Synchronizes the instruction and data stream for Flush Cache operations. This function ensures that when prior Flush Cache operations are observed by the local data cache they are observed by the local instruction cache, and when prior Flush Cache operations are observed by another processor's data cache they are observed within the same processor's instruction cache.
is_finite(freg)	Returns true when floating register contains a finite number.
is_ignored_reg(regnum)	Boolean function that returns true if regnum is an ignored application register, otherwise false.
is_inf(freg)	Returns true when floating register contains an infinite number.
is_interruption_cr(regnum)	Boolean function that returns true if regnum is one of the Interruption Control registers (see Section 3.3.5, "Interruption Control Registers" on page 2:36), otherwise false.
is_kernel_reg(ar_addr)	Returns a one if ar_addr is the address of a kernel register application register

Function	Operation
is_read_only_reg(rtype, raddr)	Returns a one if the register addressed by ${\tt raddr}$ in the register bank of type ${\tt rtype}$ is a read only register.
is_reserved_field(regclass, arg2, arg3)	Returns true if the specified data would write a one in a reserved field.
is_reserved_reg(regclass, regnum)	Returns true if register regnum is reserved in the regclass register file.
is_supported_hint(hint)	Returns true if the implementation supports the specified hint. This function may depend on factors other than the hint value, such as which execution unit it is executed on or the slot number the instruction was encoded in.
itlb_ar()	Returns the page access rights from the ITLB for the page addressed by the current IP, or INVALID_AR if PSR.it is 0.
make_icache_coherent(paddr)	The cache line addressed by the physical address paddr is flushed in an implementation-specific manner that ensures that the instruction cache is coherent with the data caches.
mem_flush(paddr)	The line addressed by the physical address paddr is invalidated in all levels of the memory hierarchy above memory and written back to memory if it is inconsistent with memory.
mem_flush_pending_stores()	The processor is instructed to start draining pending stores in write coalescing and write buffers. This operation is a hint. There is no indication when prior stores have actually been drained.
mem_implicit_prefetch(vaddr, hint, type)	Moves the line addressed by vaddr to the location of the memory hierarchy specified by hint. This function is implementation dependent and can be ignored. The type allows the implementation to distinguish prefetches for different instruction types.
mem_promote(paddr, mtype, hint)	Moves the line addressed by $paddr$ to the highest level of the memory hierarchy conditioned by the access hints specified by hint. Implementation dependent and can be ignored.
mem_read(paddr, size, border, mattr, otype, hint)	Returns the size bytes starting at the physical memory location specified by paddr with byte order specified by border, memory attributes specified by mattr, and access hint specified by hint. otype specifies the memory ordering attribute of this access, and must be UNORDERED or ACQUIRE.
mem_read_pair(*low_value, *high_value, paddr, size, border, mattr, otype, hint)	Reads the size / 2 bytes of memory starting at the physical memory address specified by paddr into low_value, and the size / 2 bytes of memory starting at the physical memory address specified by (paddr + size / 2) into high_value, with byte order specified by border, memory attributes specified by mattr, and access hint specified by hint. otype specifies the memory ordering attribute of this access and must be UNORDERED or ACQUIRE. No value is returned.
mem_write(value, paddr, size, border, mattr, otype, hint)	Writes the least significant size bytes of value into memory starting at the physical memory address specified by paddr with byte order specified by border, memory attributes specified by mattr, and access hint specified by hint. otype specifies the memory ordering attribute of this access, and must be UNORDERED or RELEASE. No value is returned.
mem_write16(gr_value, ar_value, paddr, border, mattr, otype, hint)	Writes the 8 bytes of gr_value into memory starting at the physical memory address specified by paddr, and the 8 bytes of ar_value into memory starting at the physica memory address specified by (paddr + 8), with byte order specified by border, memory attributes specified by mattr, and access hint specified by hint. otype specifies the memory ordering attribute of this access, and must be UNORDERED on RELEASE. No value is returned.
mem_xchg(data, paddr, size, byte_order, mattr, otype, hint)	Returns size bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. After the read, the least significant size bytes of data are written to size bytes in memory starting at the physical address specified by paddr. The read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order.otype specifies the memory ordering attribute of this access, and must be ACQUIRE.

Function	Operation
mem_xchg_add(add_val, paddr, size, byte_order, mattr, otype, hint)	Returns size bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. The least significant size bytes of the sum of the value read from memory and add_val is then written to size bytes in memory starting at the physical address specified by paddr. The read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order. otype specifies the memory ordering attribute of this access, and has the value ACQUIRE or RELEASE.
mem_xchg_cond(cmp_val, data, paddr, size, byte_order, mattr, otype, hint)	Returns size bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. If the value read from memory is equal to cmp_val, then the least significant size bytes of data are written to size bytes in memory starting at the physical address specified by paddr. If the write is performed, the read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order.otype specifies the memory ordering attribute of this access, and has the value ACQUIRE or RELEASE.
mem_xchg16_cond(cmp_val, gr_data, ar_data, paddr, byte_order, mattr, otype, hint)	Returns 8 bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. If the value read from memory is equal to cmp_val, then the 8 bytes of gr_data are written to 8 bytes in memory starting at the physical address specified by (paddr & ~0x8), and the 8 bytes of ar_data are written to 8 bytes in memory starting at the physical address specified by (paddr & ~0x8), and the 8 bytes of ar_data are written to 8 bytes in memory starting at the physical address specified by ((paddr & ~0x8) + 8). If the write is performed, the read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order. The byte ordering only affects the ordering of bytes within each of the 8-byte values stored. otype specifies the memory ordering attribute of this access, and has the value ACQUIRE or RELEASE.
ordering_fence()	Ensures prior data memory references are made visible before future data memory references are made visible by the processor.
partially_implemented_ip()	Implementation-dependent routine which returns TRUE if the implementation, on an Unimplemented Instruction Address trap, writes IIP with the sign-extended virtual address or zero-extended physical address for what would have been the next value of IP. Returns FALSE if the implementation, on this trap, simply writes IIP with the full address which would have been the next value of IP.
pending_virtual_interrupt()	Check for unmasked pending virtual interrupt.
pr_phys_to_virt(phys_id)	Returns the virtual register id of the predicate from the physical register id, phys_id of the predicate.
rotate_regs()	Decrements the Register Rename Base registers, effectively rotating the register files. CFM.rrb.gr is decremented only if CFM.sor is non-zero.
rse_enable_current_frame_load()	If the RSE load pointer (RSE.BSPLoad) is greater than AR[BSP], the RSE.CFLE bit is set to indicate that mandatory RSE loads are allowed to restore registers in the current frame (in no other case does the RSE spill or fill registers in the current frame). This function does not perform mandatory RSE loads. This procedure does not cause any interruptions.
rse_ensure_regs_loaded(number_of_byt es)	All registers and NaT collections between AR[BSP] and (AR[BSP]-number_of_bytes) which are not already in stacked registers are loaded into the register stack with mandatory RSE loads. If the number of registers to be loaded is greater than RSE.N_STACK_PHYS an Illegal Operation fault is raised. All registers starting with backing store address (AR[BSP] - 8) and decrementing down to and including backing store address (AR[BSP] - number_of_bytes) are made part of the dirty partition. With exception of the current frame, all other stacked registers are made part of the invalid partition. Note that number_of_bytes may be zero. The resulting sequence of RSE loads may be interrupted. Mandatory RSE loads may cause an interruption; see Table 6-6, "RSE Interruption Summary" on page 6-145.
rse_invalidate_non_current_regs()	All registers outside the current frame are invalidated.

Function	Operation
rse_load(type)	Restores a register or NaT collection from the backing store (load_address = RSE.BspLoad - 8). If load_address {8:3} is equal to 0x3f then a NaT collection is loaded into a NaT dispersal register. (dispersal register may not be the same as AR[RNAT].) If load_address {8:3} is not equal to 0x3f then the register RSE.LoadReg - 1 is loaded and the NaT bit for that register is set to dispersal_register{load_address{8:3}}. If the load is successful RSE.BspLoad is decremented by 8. If the load is successful and a register was loaded RSE.LoadReg is decremented by 1 (possibly wrapping in the stacked registers). The load moves a register from the invalid partition to the current frame if RSE.CFLE is 1, or to the clean partition if RSE.CFLE is 0. For mandatory RSE loads, type is MANDATORY. Mandatory RSE loads may cause interruptions. See Table 6-6, "RSE Interruption Summary" on page 6-145.
rse_new_frame(current_frame_size, new_frame_size)	A new frame is defined without changing any register renaming. The new frame size is completely defined by the new_frame_size parameter (successive calls are not cumulative). If new_frame_size is larger than current_frame_size and the number of registers in the invalid and clean partitions is less than the size of frame growth then mandatory RSE stores are issued until enough registers are available. The resulting sequence of RSE stores may be interrupted. Mandatory RSE stores may cause interruptions; see Table 6-6, "RSE Interruption Summary" on page 6-145.
rse_preserve_frame(preserved_frame_si ze)	The number of registers specified by preserved_frame_size are marked to be preserved by the RSE. Register renaming causes the preserved_frame_size registers after GR[32] to be renamed to GR[32]. AR[BSP] is updated to contain the backing store address where the new GR[32] will be stored.
rse_restore_frame(preserved_sol, growth, current_frame_size)	The first two parameters define how the current frame is about to be updated by a branch return or rfi: preserved_sol defines how many registers need to be restored below RSE.BOF; growth defines by how many registers the top of the current frame will grow (growth will generally be negative). The number of registers specified by preserved_sol are marked to be restored. Register renaming causes the preserved_sol registers before GR[32] to be renamed to GR[32]. AR[BSP] is updated to contain the backing store address where the new GR[32] will be stored. If the number of dirty and clean registers is less than preserved_sol then mandatory RSE loads must be issued before the new current frame is considered valid. This function does not perform mandatory RSE loads. This function returns TRUE if the preserved frame grows beyond the invalid and clean regions into the dirty region. In this case the third argument, current_frame_size, is used to force the returned to frame to zero (see Section 6.5.5, "Bad PFS used by Branch Return" on page 2:143).
rse_store(type)	Saves a register or NaT collection to the backing store (store_address = AR[BSPSTORE]). If store_address{8:3} is equal to 0x3f then the NaT collection AR[RNAT] is stored. If store_address{8:3} is not equal to 0x3f then the register RSE.StoreReg is stored and the NaT bit from that register is deposited in AR[RNAT]{store_address{8:3}}. If the store is successful AR[BSPSTORE] is incremented by 8. If the store is successful and a register was stored RSE.StoreReg is incremented by 1 (possibly wrapping in the stacked registers). This store moves a register from the dirty partition to the clean partition. For mandatory RSE stores, type is MANDATORY. Mandatory RSE stores may cause interruptions. See Table 6-6, "RSE Interruption Summary" on page 6-145.
rse_update_internal_stack_pointers(new _store_pointer)	Given a new value for AR[BSPSTORE] (new_store_pointer) this function computes the new value for AR[BSP]. This value is equal to new_store_pointer plus the number of dirty registers plus the number of intervening NaT collections. This means that the size of the dirty partition is the same before and after a write to AR[BSPSTORE]. All clean registers are moved to the invalid partition.
sign_ext(value, pos)	Returns a 64 bit number with bits <code>pos-1</code> through 0 taken from <code>value</code> and bit <code>pos-1</code> of <code>value</code> replicated in bit positions <code>pos</code> through 63. If <code>pos</code> is greater than or equal to 64, <code>value</code> is returned.

Function	Operation
spontaneous_deferral(paddr, size, border, mattr, otype, hint, *defer)	Implementation-dependent routine which optionally forces *defer to TRUE if all of the following are true: spontaneous deferral is enabled, spontaneous deferral is permitted by the programming model, and the processor determines it would be advantageous to defer the speculative load (e.g., based on a miss in some particular level of cache).
spontaneous_deferral_enabled()	Implementation-dependent routine which returns TRUE or FALSE, depending on whether spontaneous deferral of speculative loads is enabled or disabled in the processor.
tlb_access_key(vaddr, itype)	This function returns, in bits 31:8, the access key from the TLB for the entry corresponding to vaddr and $itype$; bits 63:32 and 7:0 return 0. If vaddr is an unimplemented virtual address, or a matching present translation is not found, the value 1 is returned.
tlb_broadcast_purge(rid, vaddr, size, type)	Sends a broadcast purge DTC and ITC transaction to other processors in the multiprocessor coherency domain, where the region identifier (rid), virtual address (vaddr) and page size (size) specify the translation entry to purge. The operation waits until all processors that receive the purge have completed the purge operation. The purge type (type) specifies whether the ALAT on other processors should also be purged in conjunction with the TC.
tlb_enter_privileged_code()	This function determines the new privilege level for epc from the TLB entry for the page containing this instruction. If the page containing the epc instruction has execute-only page access rights and the privilege level assigned to the page is higher than (numerically less than) the current privilege level, then the current privilege level is set to the privilege level field in the translation for the page containing the epc instruction.
tlb_grant_permission(vaddr, type, pl)	Returns a boolean indicating if read, write access is granted for the specified virtual memory address (vaddr) and privilege level (pl). The access type (type) specifies either read or write. The following faults are checked::
	Data Nested TLB fault
	Alternate Data TLB fault
	VHPT Data fault
	Data TLB fault Data Daga Net Present fault
	Data Page Not Present faultData NaT Page Consumption fault
	Data Key Miss fault
	If a fault is generated, this function does not return.
tlb_insert_data(slot, pte0, pte1, vaddr, rid, tr)	Inserts an entry into the DTLB, at the specified slot number. pte0, pte1 compose the translation. vaddr and rid specify the virtual address and region identifier for the translation. If tr is true the entry is placed in the TR section, otherwise the TC section.
tlb_insert_inst(slot, pte0, pte1, vaddr, rid, tr)	Inserts an entry into the ITLB, at the specified <code>slot</code> number. <code>pte0</code> , <code>pte1</code> compose the translation. <code>vaddr</code> and <code>rid</code> specify the virtual address and region identifier for the translation. If <code>tr</code> is true, the entry is placed in the TR section, otherwise the TC section.
tlb_may_purge_dtc_entries(rid, vaddr, size)	May locally purge DTC entries that match the specified virtual address (vaddr), region identifier (rid) and page size (size). May also invalidate entries that partially overlap the parameters. The extent of purging is implementation dependent. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation cache.

Function	Operation
tlb_may_purge_itc_entries(rid, vaddr, size)	May locally purge ITC entries that match the specified virtual address (vaddr), region identifier (rid) and page size (size). May also invalidate entries that partially overlap the parameters. The extent of purging is implementation dependent. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation cache.
tlb_must_purge_dtc_entries(rid, vaddr, size)	Purges all local, possibly overlapping, DTC entries matching the specified region identifier (rid), virtual address (vaddr) and page size (size).vaddr{63:61} (VRN) is ignored in the purge, i.e all entries that match vaddr{60:0} must be purged regardless of the VRN bits. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation cache. If the specified purge values overlap with an existing DTR translation, an implementation may generate a machine check abort.
tlb_must_purge_dtr_entries(rid, vaddr, size)	Purges all local, possibly overlapping, DTR entries matching the specified region identifier (rid), virtual address (vaddr) and page size (size).vaddr{63:61} (VRN) is ignored in the purge, i.e all entries that match vaddr{60:0} must be purged regardless of the VRN bits. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation cache.
tlb_must_purge_itc_entries(rid, vaddr, size)	Purges all local, possibly overlapping, ITC entry matching the specified region identifier (rid), virtual address (vaddr) and page size (size). vaddr{63:61} (VRN) is ignored in the purge, i.e all entries that match vaddr{60:0} must be purged regardless of the VRN bits. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation, an implementation may generate a machine check abort.
tlb_must_purge_itr_entries(rid, vaddr, size)	Purges all local, possibly overlapping, ITR entry matching the specified region identifier (rid), virtual address (vaddr) and page size (size). vaddr{63:61} (VRN) is ignored in the purge, i.e all entries that match vaddr{60:0} must be purged regardless of the VRN bits. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation cache.
tlb_purge_translation_cache(loop)	Removes 1 to N translations from the local processor's ITC and DTC. The number of entries removed is implementation specific. The parameter loop is used to generate an implementation-specific purge parameter.
tlb_replacement_algorithm(tlb)	Returns the next ITC or DTC slot number to replace. Replacement algorithms are implementation specific. tlb specifies to perform the algorithm on the ITC or DTC.
tlb_search_pkr(key)	Searches for a valid protection key register with a matching protection key. The search algorithm is implementation specific. Returns the PKR register slot number if found, otherwise returns Not Found.

Function	Operation
tlb_translate(vaddr, size, type, cpl, *attr, *defer)	Returns the translated data physical address for the specified virtual memory address (vaddr) when translation enabled; otherwise, returns vaddr. size specifies the size of the access, type specifies the type of access (e.g., read, write, advance, spec). cpl specifies the privilege level for access checking purposes. *attr returns the mapped physical memory attribute. If any fault conditions are detected and deferred, tlb_translate returns with *defer set. If a fault is generated but the fault is not deferred, tlb_translate does not return. tlb_translate checks the following faults:
	Unimplemented Data Address fault
	Data Nested TLB fault
	Alternate Data TLB fault
	VHPT Data fault
	Data TLB fault
	Data Page Not Present fault
	Data NaT Page Consumption fault
	Data Key Miss fault
	Data Key Permission fault
	Data Access Rights fault
	Data Dirty Bit fault
	Data Access Bit fault
	Data Debug fault
	Unaligned Data Reference fault
	Unsupported Data Reference fault
tlb_translate_nonaccess(vaddr, type)	Returns the translated data physical address for the specified virtual memory address (vaddr). type specifies the type of access (e.g., FC, TPA). If a fault is generated, tlb_translate_nonaccess does not return. The following faults are checked:
	Unimplemented Data Address fault
	• Virtualization fault (tpa only)
	Data Nested TLB fault
	Alternate Data TLB fault
	VHPT Data fault
	Data TLB fault
	Data Page Not Present fault
	Data NaT Page Consumption fault
	Data Access Rights fault (fc only)
tlb_vhpt_hash(vrn, vaddr61, rid, size)	Generates a VHPT entry address for the specified virtual region number (vrn) and 61-bit virtual offset (vaddr61), region identifier (rid) and page size (size). Tlb_vhpt_hash hashes vaddr, rid and size parameters to produce a hash index. The hash index is then masked based on PTA.size and concatenated with PTA.base to generate the VHPT entry address. The long format hash is implementation specific.
tlb_vhpt_tag(vaddr, rid, size)	Generates a VHPT tag identifier for the specified virtual address (vaddr), region identifier (rid) and page size (size). Tlb_vhpt_tag hashes the vaddr, rid and size parameters to produce translation identifier. The tag in conjunction with the hash index is used to uniquely identify translations in the VHPT. Tag generation is implementation specific. All processor models tag function must guarantee that bit 63 of the generated tag is zero (ti bit).
undefined()	Returns an undefined 64-bit value.
undefined_behavior()	Causes undefined processor behavior. Extent of undefined behavior is described in Section 3.5, "Undefined Behavior" on page 1:44.

Function	Operation
unimplemented_physical_address(paddr)	Return TRUE if the presented physical address is unimplemented on this processor model; FALSE otherwise. This function is model specific.
unimplemented_virtual_address(vaddr, vm)	Return TRUE if the presented virtual address is unimplemented on this processor model; FALSE otherwise. If vm is 1, one additional bit of virtual address is treated as unimplemented. This function is model specific.
vm_all_probes()	Returns TRUE if the processor is configured to virtualize all probe instructions when PSR.vm is 1. See Section 11.7.4.2.8, "Probe Instruction Virtualization" on page 2:344 for details.
vm_disabled()	Returns TRUE if the processor implements the PSR.vm bit and virtual machine features are disabled. See Section 3.4, "Processor Virtualization" on page 2:44 in SDM and "PAL_PROC_GET_FEATURES – Get Processor Dependent Features (17)" on page 2:446 in SDM for details.
vm_select_probes()	Returns TRUE if the processor is configured to virtualize selected probe instructions when PSR.vm is 1. See Section 11.7.4.2.8, "Probe Instruction Virtualization" on page 2:344 for details.
vmsw_disabled()	Returns TRUE if the processor implements the PSR.vm bit and the vmsw instruction is disabled. See Section 3.4, "Processor Virtualization" on page 2:44 in SDM and "PAL_PROC_GET_FEATURES – Get Processor Dependent Features (17)" on page 2:446 in SDM for details.
zero_ext(value, pos)	Returns a 64 bit unsigned number with bits <code>pos-1</code> through 0 taken from <code>value</code> and zeroes in bit positions <code>pos</code> through 63. If <code>pos</code> is greater than or equal to 64, <code>value</code> is returned.

§

Intel[®] Itanium[®] Architecture Software Developer's Manual Rev. 2.3

Each Itanium instruction is categorized into one of six types; each instruction type may be executed on one or more execution unit types. Table 4-1 lists the instruction types and the execution unit type on which they are executed:

Instruction Type	Description	Execution Unit Type
A	Integer ALU	I-unit or M-unit
I	Non-ALU integer	I-unit
М	Memory	M-unit
F	Floating-point	F-unit
В	Branch	B-unit
L+X	Extended	I-unit/B-unit ^a

 Table 4-1.
 Relationship between Instruction Type and Execution Unit Type

a. L+X Major Opcodes 0 - 7 execute on an I-unit. L+X Major Opcodes 8 - F execute on a B-unit.

Three instructions are grouped together into 128-bit sized and aligned containers called **bundles**. Each bundle contains three 41-bit **instruction slots** and a 5-bit template field. The format of a bundle is depicted in Figure 4-1.

Figure 4-1. Bundle Format

127	87	86 46	45	5	4	0
	instruction slot 2	instruction slot 1	instruction slot 0		templa	ite
	41	41	41		5	

The template field specifies two properties: stops within the current bundle, and the mapping of instruction slots to execution unit types. Not all combinations of these two properties are allowed - Table 4-2 indicates the defined combinations. The three rightmost columns correspond to the three instruction slots in a bundle; listed within each column is the execution unit type controlled by that instruction slot for each encoding of the template field. A double line to the right of an instruction slot indicates that a stop occurs at that point within the current bundle. See "Instruction Encoding Overview" on page 1:38 for the definition of a stop. Within a bundle, execution order proceeds from slot 0 to slot 2. Unused template values (appearing as empty rows in Table 4-2) are reserved and cause an Illegal Operation fault.

Extended instructions, used for long immediate integer and long branch instructions, occupy two instruction slots. Depending on the major opcode, extended instructions execute on a B-unit (long branch/call) or an I-unit (all other L+X instructions).

Template	Slot 0	Slot 1	Slot 2
00	M-unit	l-unit	l-unit
01	M-unit	l-unit	l-unit
02	M-unit	l-unit	l-unit
03	M-unit	l-unit	l-unit
04	M-unit	L-unit	X-unit ^a
05	M-unit	L-unit	X-unit ^a
06			
07			
08	M-unit	M-unit	l-unit
09	M-unit	M-unit	l-unit
0A	M-unit	M-unit	l-unit
0B	M-unit	M-unit	l-unit
0C	M-unit	F-unit	l-unit
0D	M-unit	F-unit	l-unit
0E	M-unit	M-unit	F-unit
0F	M-unit	M-unit	F-unit
10	M-unit	l-unit	B-unit
11	M-unit	l-unit	B-unit
12	M-unit	B-unit	B-unit
13	M-unit	B-unit	B-unit
14			
15			
16	B-unit	B-unit	B-unit
17	B-unit	B-unit	B-unit
18	M-unit	M-unit	B-unit
19	M-unit	M-unit	B-unit
1A			
1B			
1C	M-unit	F-unit	B-unit
1D	M-unit	F-unit	B-unit
1E			
1F			

Table 4-2. Template Field Encoding and Instruction Slot Mapping

a. The MLX template was formerly called MLI, and for compatibility, the X slot may encode break.i and nop.i in addition to any X-unit instruction.

4.1 Format Summary

All instructions in the instruction set are 41 bits in length. The leftmost 4 bits (40:37) of each instruction are the major opcode. Table 4-3 shows the major opcode assignments for each of the 5 instruction types — ALU (A), Integer (I), Memory (M), Floating-point (F), and Branch (B). Bundle template bits are used to distinguish among the 4 columns, so the same major op values can be reused in each column.

Unused major ops (appearing as blank entries in Table 4-3) behave in one of four ways:
Ignored major ops (white entries in Table 4-3) execute as nop instructions.

- Reserved major ops (light gray in the gray scale version of Table 4-3, brown in the color version) cause an Illegal Operation fault.
- Reserved if PR[qp] is 1 major ops (dark gray in the gray scale version of Table 4-3, purple in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits 5:0) is 1 and execute as a nop instruction if 0.
- Reserved if PR[qp] is 1 B-unit major ops (medium gray in the gray scale version of Table 4-3, cyan in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits 5:0) is 1 and execute as a nop instruction if 0. These differ from the Reserved if PR[qp] is 1 major ops (purple) only in their RAW dependency behavior (see "RAW Dependency Table" on page 3:374).

Major			Instruction Type		
Op (Bits 40:37)	I/A	M/A	F	В	L+X
0	Misc ⁰	Sys/Mem Mgmt 0	FP Misc ⁰	Misc/Indirect Branch ⁰	Misc ⁰
1	1	Sys/Mem Mgmt 1	FP Misc ¹	Indirect Call 1	1
2	2	2	2	Indirect Predict/Nop ²	2
3	3	3	3	3	3
4	Deposit ⁴	Int Ld +Reg/getf 4	FP Compare ⁴	IP-relative Branch ⁴	4
5	Shift/Test Bit ⁵	Int Ld/St +Imm 5	FP Class 5	IP-rel Call 5	5
6	6	FP Ld/St +Reg/setf 6	6	6	movl ⁶
7	MM Mpy/Shift ⁷	FP Ld/St +Imm 7	7	IP-relative Predict 7	7
8	ALU/MM ALU ⁸	ALU/MM ALU ⁸	fma ⁸	e 8	8
9	Add Imm ₂₂ 9	Add Imm ₂₂ 9	fma ⁹	e 9	9
А	A	A	fms ^A	e A	A
В	В	В	fms ^B	e B	В
С	Compare ^C	Compare ^C	fnma ^C	e C	Long Branch ^C
D	Compare ^D	Compare D	fnma ^D	e D	Long Call D
E	Compare ^E	Compare ^E	fselect/xma E	e E	E
F	F	F	F	e F	F

Table 4-3.Major Opcode Assignments

Table 4-4 on page 3:296 summarizes all the instruction formats. The instruction fields are color-coded for ease of identification, as described in Table 4-5 on page 3:298. A color version of this chapter is available for those heavily involved in working with the instruction encodings.

The instruction field names, used throughout this chapter, are described in Table 4-6 on page 3:298. The set of special notations (such as whether an instruction is privileged) are listed in Table 4-7 on page 3:299. These notations appear in the "Instruction" column of the opcode tables.

Most instruction containing immediates encode those immediates in more than one instruction field. For example, the 14-bit immediate in the Add Imm_{14} instruction (format A4) is formed from the imm_{7b} , imm_{6d} , and s fields. Table 4-74 on page 3:368 shows how the immediates are formed from the instruction fields for each instruction which has an immediate.

Table 4-4. Instruction Format Summary

ALU Shift L and Add ALU Imm₈ Add Imm₁₄ Add Imm₂₂ Compare Compare to Zero Compare Imm₈ MM ALU MM Shift and Add MM Multiply Shift MM Mpy/Mix/Pack MM Mux1 MM Mux2 Shift R Variable MM Shift R Fixed Shift L Variable MM Shift L Fixed Bit Strings Shift Right Pair Extract Dep.Z Dep.Z Imm₈ Deposit Imm₁ . Deposit Test Bit Test NaT Nop/Hint . Break Int Spec Check Move to BR Move from BR Move to Pred Move to Pred Imm₄₄ Move from Pred/IP Move to AR Move to AR Imm₈ Move from AR Sxt/Zxt/Czx Test Feature Int Load Int Load +Reg Int Load +Imm Int Store Int Store +Imm FP Load FP Load +Reg FP Load +Imm FP Store FP Store +Imm FP Load Pair FP Load Pair +Imm Line Prefetch Line Prefetch +Reg Line Prefetch +Imm (Cmp &) Exchg Fetch & Add Set FR Get FR

3 7 2 2 2 1 1 1 14 7 2 2 1 1 0 1 0 15 7 2 3 2 1 1 0 1 0 15 7 2 3 3 1 1 0 1 0 16 7 2 3 3 1 2 1 1 0 17 7 2 3 3 1 2 1 1 0 1 1 0 18 7 2 3 2 2 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 0 1 1		10303837							27		010		131	211100876	5 1 3 2 1 0
A2 8 8 8 8 8 8 8 9 20 4 8 7 1000000000000000000000000000000000000			50			_					.0 13				
A3 8 8 8 8 y_{20} y_{20} r_{3} $imm_{T_{20}}$ r_{1} qp A4 8 8 y_{20} y_{20} r_{3} $imm_{T_{20}}$ r_{1} qp A5 9 8 imm_{20} r_{3} $imm_{T_{20}}$ r_{1} qp A6 C-E 16 x_{10} y_{2} r_{3} 0^{-1} 0^{-1} qp A6 C-E 8 x_{2} x_{20} r_{3} r_{12} r_{1} qp A70 8 z_{2} x_{20} x_{1} r_{2} r_{1} qp A10 8 z_{2} x_{20} r_{3} r_{2} r_{1} qp A10 8 z_{2} x_{2} x_{2} r_{3} r_{2} r_{1} qp A10 8 z_{2} x_{2} x_{2} x_{2} x_{2} r_{1} qp 11 7 z_{2} x_{2} x_{2} x_{2} r_{1}															
A4 8 s χ_{22} χ_{23} mm_{Bo} r_3 mm_{Tb} r_1 qp A5 9 s χ_{24} qp r_3 r_2 c p_1 qp A7 C-E r_5 χ_{24} p_2 r_3 0 c p_1 qp A8 C-E r_5 χ_{24} p_2 r_3 r_2 r_1 qp A9 8 z_{24} χ_{24} χ_{20} r_3 r_2 r_1 qp A0 8 z_{24} χ_{24} χ_{20} r_3 r_2 r_1 qp A1 Z_{24} χ_{24} χ_{20} r_3 r_2 r_1 qp 12 T Z_{24} χ_{20} χ_{20} r_3 r_2 r_1 qp 13 T Z_{24} χ_{20} χ_{20} r_3 r_2 r_1 qp 14 T Z_{24} χ_{20} χ_{20} r			S												
A5 9 s imma_{0} imma_{0} r_1 qp A6 C-E b χ_2 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>imn</td><td>led ,</td><td>20</td><td></td><td></td><td>imm_{zb}</td><td></td><td></td><td></td></t<>							imn	led ,	20			imm _{zb}			
A6 C - E Isolation Isolation <thisolation< th=""> <this< td=""><td></td><td></td><td></td><td>_2a</td><td>l e</td><td></td><td>Imad</td><td>ou</td><td></td><td>imm_{5c} r₃</td><td></td><td>imm_{7b}</td><td></td><td></td><td></td></this<></thisolation<>				_2a	l e		Imad	ou		imm _{5c} r ₃		imm _{7b}			
A7 C-E 5 2 r3 0 c P1 qp A8 C-E S x2 x3 x4 x5 r3 immp6 c P1 qp A9 8 Za xa x4 x5 r3 r2 r1 qp A10 8 Za xa x6 r3 r2 r1 qp 1 7 Za xa x6 x6 r4 r5 r5 r2 r1 qp 17 7 Za xa x6 xa xb r3 r2 r1 qp 13 7 Za xa xb xa xb r3 r2 r1 qp 16 7 Za xa xb xa xb r3 r2 r1 qp 17 Za xa xb xa xa xa <				X2	ta			2							
A8 C. E S χ_2 χ_3 χ_4 χ_{20} r_3 r_1 qp qp A9 8 Z_4 χ_4 χ_{20} r_3 r_2 r_1 qp 11 7 ζ_4 χ_4 χ_{20} r_3 r_2 r_1 qp 12 7 χ_4 χ_2 χ_{20} χ_{20} χ_{20} r_3 r_2 r_1 qp 13 7 χ_4 χ_2 χ_{20} χ_{20} r_3 r_2 r_1 qp 14 7 χ_4 χ_2 χ_{20} χ_{20} r_3 r_2 r_1 qp 16 7 χ_4 χ_2											_				
A9 8 z_{a} z_{b} z_{b} z_{b} z_{b} z_{b} z_{c} r_{1} qp A10 8 z_{a} z_{b} </td <td></td>															
A10 8 z_a x_a z_b x_a z_a				_					2h						
11 7 φ_a φ_a χ_{2b} χ_{2b} χ_{2b} γ_{2a} χ_{2a} χ_{2b} χ_{2b} γ_{2a} χ_{2a} χ_{2b} γ_{2a} χ_{2b} γ_{2a} χ_{2b} χ_{2b} γ_{2a} χ_{2b} χ_{2b} γ_{2a} χ_{2b}								ct	20	r ₂					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		7	-						20					· · ·	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	× 12														
14 7 z_a z_{ab} z_{bb} z_{ab}	13	7								mbt _{4c}					
15 7 z_a z_{2a} z_{2b} z_{1} z_{1} z_{1} z_{2b}	14	7								mht _{8c}					
I6 7 z_2 z_{22} z_{24} z_{26} z_{27} z_{28}	15	7													
17 7 z_a x_{2a} x_{2b}	16	7										count _{5b}			
8 7 z_a x_{2a} x_{2b}	17	7													
9 7 $z_a x_{2a} z_{2b} v_a x_{2b} x_{2b} x_{3} x_{3} x_{2} x_{2b} x_{3} x_{2} x_{2} x_{2b} x_{3} x_{2} x_{2} x_{2b} x_{3} x_{2} x_{2} x_{2b} x_{3} x_{2} x_{2} x_{2b} x_{2} x_{2} $	18	7													
110 5 k_2 k_1 $count_{6d}$ r_3 f_2 r_1 qp 111 5 k_2 k len _{6d} r_3 pOs_{6b} y r_1 qp 113 5 k_2 k len _{6d} y $cpos_{6c}$ imm T_b r_1 qp 114 5 k_2 k len _{6d} r_3 $cpos_{6c}$ imm T_b r_1 qp 115 4 $cpos_{6c}$ iem T_3 f_2 r_1 qp 116 5 k_3 k_2 k_1 p_2 r_3 pOs_{6b} y c p_1 qp 116 5 k_3 k_2 k_1 p_2 r_3 x qp q_2 r_1 qp qp q_2 q_3 x_1 q_2 p_1 qp qp q_2 q_1 q_2 q_1 q_2 q_1 q_2 q_1 q_2 q_1 q_2 q_1 qq_2 q_1 </td <td>19</td> <td>7</td> <td></td> <td></td> <td></td> <td></td> <td>X₂₀</td> <td>X_{2b}</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	19	7					X ₂₀	X _{2b}							
111 5 x_2 x lened r3 pOS_{6b} y r_1 qp 113 5 x_2 x lened y $cpos_{6c}$ imm_p r_1 qp 113 5 x_2 x lened y $cpos_{6c}$ imm_p r_1 qp 114 5 s x_2 x lened r_3 $cpos_{6c}$ r_1 qp 115 4 $cpos_{6c}$ lenu r_3 $cpos_{6b}$ y $cpos_{6b}$ r_1 qp 116 5 t_8 x_2 t_8 P_2 r_3 x p_1 qp 117 5 t_8 x_2 t_8 P_2 r_3 x_6 p_1 qp 120 x_3 x_6 r_2 imm_{7a} qp q_1 121 x_3 x_6 ar_3 r_2 r_1 qp q_2 123 s x_3 x_6 ar_3 r_2	I10	5	ŭ				COUI	nt _{6d}				r ₂			
112 5 k_2 k len _{6d} y cpose _{6c} f_2 r_1 qp 113 5 s k_2 k len _{6d} r_3 cpose ₆ r_1 qp 114 5 s k_2 k len _{6d} r_3 cpose ₆ r_1 qp 116 4 cpose ₆ len _{4d} r_3 $pose_6$ y p_1 qp 116 5 b_1 k_2 k_3 p_2 r_3 $pose_6$ y p_1 qp 117 5 k_2 k_3 p_2 r_3 k_6 p_1 qp 118 0 1 x_3 x_6 r_2 imm_{2a} qp 120 0 s s_3 mm_{3c} r_2 mm_{3c} qp 121 0 x_3 x_6 ar_3 r_2 $mask_7a$ qp 123 0 s s_3 s_6 ar_3 r_1 qp <td>111</td> <td>5</td> <td></td> <td>x₂</td> <td>x</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>y</td> <td></td> <td></td>	111	5		x ₂	x								y		
113 5 s χ_2 χ en_{6d} r_3 $cpos_{6b}$ r_1 qp 114 5 s χ_2 χ en_{6d} r_3 $cpos_{6b}$ r_1 qp 116 5 t_b χ_2 t_a r_3 pos_{6b} y c p_1 qp 116 5 t_b χ_2 t_a χ y c p_1 qp 117 5 t_b χ_2 t_a χ y mm_{20a} qp 118 0 1 χ_3 χ_6 mm_{20a} r_2 mm_{7a} qp 120 6 χ_3 χ_6 r_2 mm_{7a} qp q_2 121 0 x_3 χ_6 r_2 mm_{7a} qp 122 0 x_3 χ_6 r_2 $mas t_{7a}$ qp 122 0 χ_3 χ_6 r_3 r_6 r_1 qp 1	I12	5		x ₂	х		len	6d							qp
114 5 8 x_2 x_1 en_{dd} r_3 $cpos_{6b}$ r_1 qp 115 4 $cpos_{6d}$ len_{4d} r_3 ps_{6b} y c p_1 qp 116 5 l_b x_2 l_a p_2 r_3 y c p_1 qp 117 5 l_b x_2 l_a p_2 r_3 x y c p_1 qp 118 0 1 x_3 x_6 y mm_{20a} qp qp 120 0 8 x_3 x_6 r_1 qp qp 121 0 x_3 x_6 mm_{2a} p_2 r_1 qp 123 0 x_3 x_6 ar_3 r_2 $mask_{a}$ qp 124 0 x_3 x_6 ar_3 mm_{2a} r_1 qp 125 0 x_3 x_6 ar_3 r_2 r_1 <	113	5	S	x ₂	x		len	6d							qp
115 4 $cpos_{6d}$ len_{4d} r_3 p_2 r_1 qp 116 5 l_b x_2 l_a p_2 r_3 x y c p_1 qp 117 5 l_b x_2 l_a p_2 r_3 x y c p_1 qp 118 0 1 x_3 x_6 y r_2 p_1 qp 120 0 x_3 x_6 imm_{20a} qp qp 121 0 x_3 x_6 mm_{27a} p_1 qp 122 0 x_3 x_6 ar_3 f_2 p_1 qp 123 0 x_3 x_6 ar_3 f_2 qp qp 124 0 x_3 x_6 ar_3 f_2 qp qp 127 0 s x_3 x_6 ar_3 f_1 qp 128 0 x_3 x_6 </td <td>114</td> <td>5</td> <td>s</td> <td>x₂</td> <td>х</td> <td></td> <td>len</td> <td>1_{6d}</td> <td></td> <td></td> <td></td> <td>cpos_{6b}</td> <td></td> <td>r₁</td> <td>qp</td>	114	5	s	x ₂	х		len	1 _{6d}				cpos _{6b}		r ₁	qp
116 5 b x2 ta p2 r3 pOS6b y C P1 qp 117 5 b x2 ta p2 r3 x y C P1 qp 118 0 i x3 x6 imm20a qp qp 119 0 i x3 x6 imm20a qp qp 120 0 s x3 imm3c r2 imm7a qp 121 0 s x3 maskac r2 imm7a qp 123 0 s x3 maskac r2 maskra qp 123 0 s x3 x6 ar3 r2 maskra qp 124 0 s x3 x6 ar3 r2 maskra qp 126 0 x3 x6 ar3 r2 r1 qp 127 0 s x3 x6 ar3 r2 r1 qp	I15			срс	s ₆	d		en _{4d}		r ₃				r ₁	qp
118 0 1 X3 X6 Y imm20a qp 119 0 1 X3 X6 imm20a qp 120 0 8 X3 imm13c r2 imm7a qp 121 0 X3 imm20a imm7a qp 121 0 8 X3 imm20a imm7a qp 122 0 X3 X6 imm20a imm7a qp 123 0 8 X3 imm20a imm7a qp 123 0 8 X3 maskec r2 mask7a qp 124 0 8 X3 X6 ar3 r2 qp 125 0 X3 X6 ar3 r2 qp 126 0 X3 X6 ar3 r1 qp 129 0 X3 X6 r1 qp 130 5 to X2 to to r1 qp M4 m	I16	5	t _b	x ₂	t _a					r ₃		pos _{6b}	y	c p ₁	db
19 0 i x_3 x_6 imm_{20a} qp 121 0 s x_3 imm_{3c} r_2 imm_{7a} qp 122 0 s x_3 $timm_{9c}$ ihl s wh r_2 mm_{7a} qp 123 0 s x_3 x_6 r_2 $mask_{7a}$ qp 123 0 s x_3 x_6 r_2 $mask_{7a}$ qp 124 0 s x_3 x_6 ar_3 r_1 qp 126 0 x_3 x_6 ar_3 imm_{7b} qp 128 0 x_3 x_6 ar_3 r_1 qp 128 0 x_3 x_6 ar_3 r_1 qp 130 5 t_6 $hint$ r_3 r_6 r_1 qp 14 m x_6 hint i r_3 r_2 r_1 qp 130 5 s x_6		_	t _b	x ₂	ta		р	2		r ₃	Х		y	c p ₁	qp
			Ì	Х ₃			X	6		У		imm _{20a}			qp
$ \begin{bmatrix} 121 & 0 & x_3 & timm_{9c} & h \times wh & r_2 & b_1 & qp \\ 122 & 0 & x_3 & x_6 & r_2 & mask_{7a} & qp \\ 124 & 0 & s & x_3 & x_6 & r_2 & mask_{7a} & qp \\ 125 & 0 & x_3 & x_6 & ar_3 & imm_{7b} & r_1 & qp \\ 126 & 0 & x_3 & x_6 & ar_3 & imm_{7b} & qp \\ 127 & 0 & s & x_3 & x_6 & ar_3 & imm_{7b} & qp \\ 128 & 0 & x_3 & x_6 & ar_3 & imm_{7b} & qp \\ 129 & 0 & x_3 & x_6 & ar_3 & imm_{7b} & r_1 & qp \\ 130 & 5 & t_6 & x_2 & t_a & p_2 & 0 & x & mm_{5b} & y & p_1 & qp \\ 130 & 5 & t_6 & x_2 & t_a & r_3 & r_2 & r_1 & qp \\ 144 & m & x_6 & hint \times r_3 & r_2 & r_1 & qp \\ 130 & 5 & t_6 & x_2 & t_a & p_2 & 0 & x & mm_{5b} & y & c & p_1 & qp \\ 144 & m & x_6 & hint \times r_3 & r_2 & r_1 & qp \\ 155 & s & x_6 & hint & r_8 & r_2 & qp \\ 166 & m & x_6 & hint & r_8 & r_2 & r_1 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_3 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_3 & qp \\ 176 & m & x_6 & hint & r_8 & r_3 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_2 & qp \\ 176 & m & x_6 & hint & r_8 & r_8 & qp \\ 176 & m & x_6 & hint & r_8 & r_8 & qp \\ 176 & m & x_6 & hint & r_8 & r_8 & qp \\ 176 & m & x_6 & hint & r_8 & r_8 & qp \\ 176 & m & x_6 & hint & r_8 & r_8 & qp \\ 177 & s & x_6 & hint & r_8 & r_8 & r_9 & qp \\ 171 & 6 & m & x_6 & hint & r_8 & r_8 & r_9 & qp \\ 171 & 6 & m & x_6 & hint & r_8 & r_8 & r_9 & qp \\ 171 & 4 & m & x_6 & hint & r_8 & r_8 & r_8 & r_9 & r_9 & qp \\ 181 & 6 & m & x_6 & hint & r_8 & r_8 & r_8 & r_9 & r_9 & qp \\ 181 & 6 & m & x_6 & hint & r_8 & r_8 & r_9 & r_9 & r_1 & qp \\ 181 & 6 & m & x_6 & hint & r_8 & r_8 & r_9 & r_9 & r_1 & qp \\ 181 & 6 & m & x_6 & hint & r_8 & r_8 & r_9 & r_9 & r_1 & qp \\ 181 & 6 & m & x_6 & hint & r_8 & r_1 & r_9 & r_1 & qp \\ 181 & 6 & m & x_6 & hint & r_8 & r_1 & r_1 & $							X					imm _{20a}			db
122 0 x_3 x_6 r_1 qp 123 0 s x_3 mask _{6c} r_2 mask _{7a} qp 124 0 s x_3 x_6 r_2 mask _{7a} qp 125 0 x_3 x_6 ar_3 r_2 qp 126 0 x_3 x_6 ar_3 r_1 qp 127 0 s x_3 x_6 ar_3 m_7b qp 128 0 x_3 x_6 ar_3 r_1 qp 129 0 x_3 x_6 r_3 r_1 qp 130 5 t_6 x_1 r_3 r_1 qp 14 m x_6 $hint$ r_5 r_1 qp 130 5 x_6 $hint$ r_6 $nint$ r_6 r_1 qp 141 4 m x_6 $hint$ r_5 r_6 r_1 qp		_	S						im	m _{13c}		_			
123 0 s x3 mask _{8c} r2 mask _{7a} qp 124 0 s x3 x6 imm _{27a} qp 125 0 x3 x6 ar3 r1 qp 126 0 x3 x6 ar3 imm _{27a} qp 127 0 s x3 x6 ar3 imm _{7b} qp 128 0 x3 x6 ar3 imm _{5b} y C p1 qp 129 0 x3 x6 r3 r1 qp 130 5 tb x2 ta p2 0 x1 imm _{7b} y C p1 qp 14 m x6 hint x r3 r2 r1 qp 130 5 tb x2 ta p2 0 x1 imm _{7b} y C p1 qp M4 4 m x6 hint x r3 r2 r1 qp M5 5 s k6									1 ₉₀	ih x wi	1				
1 124 0 s x3 x6 r1 qp 125 0 x3 x6 ar3 r2 qp 126 0 x3 x6 ar3 r2 qp 127 0 s x3 x6 ar3 imm7b qp 128 0 x3 x6 ar3 imm7b qp 129 0 x3 x6 ar3 r1 qp 129 0 x3 x6 f3 r1 qp 130 5 tb x2 ta p2 0 x imm7b y p 14 m x6 hint x r3 r2 r1 qp 130 5 tb x2 ta p2 imm7b r1 qp M4 4 m x6 hint x r3 r2 imm7a qp M5 5 s x6 hint x r3 r2 imm7a qp M7 <td< td=""><td></td><td></td><td></td><td></td><td></td><td>L</td><td>X</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>						L	X								
125 0 x3 x6 ar3 r1 qp 126 0 x3 x6 ar3 r2 qp 127 0 s x3 x6 ar3 imm7b qp 128 0 x3 x6 ar3 imm7b qp 128 0 x3 x6 ar3 imm7b qp 129 0 x3 x6 r1 qp 129 0 x3 x6 r3 r1 qp 130 5 tb x2 ta p2 0 x imm5b y c p1 qp 14 m x6 hint x r3 r2 r1 qp M3 5 s x6 hint x r3 r2 r1 qp M4 4 m x6 hint x r3 r2 r1 qp M5 5 s x6 hint x r3 r2 f1 qp M6 m <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>mas</td><td>SK8</td><td></td><td>~~~</td><td></td><td></td><td>mask_{7a}</td><td></td></td<>								mas	SK8		~~~			mask _{7a}	
126 0 x_3 x_6 ar_3 r_2 qp 127 0 s x_3 x_6 ar_3 imm_{7b} qp 128 0 x_3 x_6 ar_3 imm_{7b} qp 129 0 x_3 x_6 r_3 r_1 qp 129 0 x_3 x_6 r_3 r_1 qp 130 5 t_6 x_2 t_7 qp qp M1 4 m x_6 hint x r_3 r_2 r_1 qp M2 4 m x_6 hint x r_3 r_2 qp qp M3 5 s x_6 hint x r_3 r_2 qp qp M4 4 m x_6 hint x r_3 r_2 qp M5 5 s x_6 hint x r_3 f_2 qp M6 6 m x_6 hint x	+		2				v				11112	!7a	-	r	
127 0 s x_3 x_6 ar_3 imr_{7b} qp 128 0 x_3 x_6 ar_3 imr_{7b} qp 129 0 x_3 x_6 r_3 r_1 qp 130 5 t_b x_2 t_a p_2 0 x imm_{7b} p_1 qp M1 4 m x_6 hint x r_3 r_1 qp M2 4 m x_6 hint x r_3 r_2 r_1 qp M3 5 s x_6 hint x r_3 r_2 qp M4 m x_6 hint x r_3 r_2 qp M5 5 s x_6 hint x r_3 r_2 qp M4 m x_6 hint x r_3 r_2 qp M5 5 s x_6 hint r_3 r_2 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>ar.</td> <td></td> <td>r.,</td> <td></td> <td>1</td> <td></td>									_	ar.		r.,		1	
128 0 x_3 x_6 ar_3 r_1 qp 129 0 x_3 x_6 r_3 r_1 qp 130 5 t_b x_2 t_a p_2 0 x imm_{5b} y p_1 qp 130 5 t_b x_2 t_a p_2 0 x imm_{5b} y p_1 qp M1 4 m x_6 hint x r_3 r_2 r_1 qp M2 4 m x_6 hint x r_3 im_7b r_1 qp M3 5 s x_6 hint x r_3 imm_7b r_1 qp M4 4 m x_6 hint x r_3 r_2 imm_7a qp M5 5 s $hint x$ r_3 r_2 f_1 qp M6 6 m x_6 hint x r_3 f_2 f_1 qp				^3				ô		ais		12			
129 0 x_3 x_6 r_3 r_1 qp 130 5 t_6 x_2 t_a p_2 0 x imm_{56} y p_1 qp M1 4 m x_6 hint x r_3 r_2 r_1 qp M2 4 m x_6 hint x r_3 r_2 r_1 qp M3 5 s x_6 hint x r_3 r_2 r_1 qp M4 4 m x_6 hint x r_3 r_2 imm_{7a} qp M4 4 m x_6 hint x r_3 r_2 imm_{7a} qp M4 4 m x_6 hint x r_3 r_2 f_1 qp M5 5 s x_6 hint x r_3 r_2 f_1 qp M6 m x_6 hint x r_3 f_2 f_1 qp M10			S	Xa		1	Y					imm_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			S					6		ar ₃		imm _{7b}		r.	qp
M1 4 m x_6 hint x r_3 r_1 qp M2 4 m x_6 hint x r_3 r_2 r_1 qp M3 5 s x_6 hint i r_3 m_{7b} r_1 qp M4 4 m x_6 hint x r_3 r_2 imm $_{7b}$ r_1 qp M4 4 m x_6 hint x r_3 r_2 imm $_{7a}$ qp M6 6 m x_6 hint x r_3 r_2 f_1 qp M7 6 m x_6 hint x r_3 r_2 f_1 qp M8 7 s x_6 hint x r_3 f_2 qp qp M10 7 s x_6 hint x r_3 f_2 f_1 qp M11 6 m x_6 hint x r_3 f_2 f_1 qp M12 6	120		S	Х _З	;		X	6 6		ar ₃ ar ₃		imm _{7b}		-	db db
M2 4 m x_6 hint x r_3 r_2 r_1 qp M3 5 s x_6 hint i r_3 imm_{7b} r_1 qp M4 4 m x_6 hint x r_3 r_2 omm_{7a} qp M4 4 m x_6 hint x r_3 r_2 imm_{7a} qp M5 5 s x_6 hint x r_3 r_2 imm_{7a} qp M6 m x_6 hint x r_3 r_2 f_1 qp M7 6 m x_6 hint x r_3 r_2 f_1 qp M8 7 s x_6 hint x r_3 f_2 qp M10 7 s x_6 hint x r_3 f_2 f_1 qp M11 6 m x_6 hint x r_3	130	0		х ₃ х ₃	;		X X	6 6 6		ar ₃ ar ₃ r ₃		imm _{7b}	V	r ₁	db db db
M3 5 s x_6 hint i r_3 imm_{Tb} r_1 qp M4 4 m x_6 hint x r_3 r_2 imm_{Ta} qp M5 5 s x_6 hint x r_3 r_2 imm_{Ta} qp M6 m x_6 hint x r_3 r_2 f_1 qp M7 6 m x_6 hint x r_3 r_2 f_1 qp M8 7 s x_6 hint x r_3 f_2 qp M10 7 s x_6 hint x r_3 f_2 f_1 qp M11 6 m x_6 hint x r_3 f_2 f_1 qp M12 6 m x_6 hint x r_3 f_2 f_1 qp M13 6 m x_6 <thint< th=""> x r_3</thint<>		0 5	t _b	х ₃ х ₃	ta	6	X X	6 6 6 2	X	ar ₃ ar ₃ r ₃ 0	X	imm _{7b}	y i	r ₁ c p ₁	dp dp dp dp
M4 4 m x_6 hint x r_3 r_2 imm r_a qp M5 5 s x_6 hint i r_3 r_2 imm r_a qp M6 6 m x_6 hint x r_3 r_2 f_1 qp M7 6 m x_6 hint x r_3 r_2 f_1 qp M8 7 s x_6 hint x r_3 f_2 qp M9 6 m x_6 hint x r_3 f_2 imm r_a qp M10 7 s x_6 hint x r_3 f_2 imm r_a qp M11 6 m x_6 hint x r_3 f_2 f_1 qp M11 6 m x_6 hint x r_3 f_2 f_1 qp M12 6 m x_6 hint r_3	M1	0 5 4	t _b m	х ₃ х ₃	t _a	-	X X	6 6 6 2 hint		ar ₃ ar ₃ r ₃ 0 r ₃	X	imm _{7b} imm _{5b}	y	r ₁ C P ₁ r ₁	dp dp dp dp dp
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2	0 5 4 4	t _b m m	х ₃ х ₃	t _a x	6	X X	6 6 2 hint hint	х	аг ₃ аг ₃ Г ₃ О <mark>Г₃ Г₃</mark>	X	imm _{7b} imm _{5b}	y	r ₁ C p ₁ r ₁ r ₁	db db db db db db
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	M1 M2 M3	0 5 4 4 5	t _b m m s	х ₃ х ₃	t _a x x x	6		6 6 2 hint hint hint	x i	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃	X	imm _{7b} imm _{5b} r ₂ imm _{7b}	y	r ₁ C p ₁ r ₁ r ₁	dp dp dp dp dp dp
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	M1 M2 M3 M4	0 5 4 4 5 5 4	t _b m m s m	х ₃ х ₃	t _a x x x x	6 6 6		6 6 2 hint hint hint hint	x i x	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃ r ₃	X	imm _{7b} imm _{5b} r ₂ imm _{7b} r ₂	y (r ₁ c p ₁ r ₁ r ₁ r ₁	qp qp qp qp qp qp qp qp qp
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5	0 5 4 4 5 4 5 4 5	t _b m m s m s	х ₃ х ₃	t _a x x x x x	6 6 6		6 6 2 hint hint hint hint hint	x i x i	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃ r ₃ r ₃	×	imm _{7b} imm _{5b} r ₂ imm _{7b} r ₂	y i	Γ ₁ C P ₁ Γ ₁ Γ ₁ Γ ₁ imm _{7a}	db dp dp dp dp dp dp dp dp dp
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5 M6	0 5 4 4 5 4 5 6	t _b m m s m	х ₃ х ₃	t _a x x x x x x x	6 6 6 6		6 6 2 hint hint hint hint hint	X i X i X	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃		imm _{7b} imm _{5b} r ₂ imm _{7b} r ₂ r ₂	y (Γ ₁ C P ₁ Γ ₁ Γ ₁ Γ ₁ imm _{7a} Γ ₁	dp dp dp dp dp dp dp dp dp dp dp dp
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5 M6 M7	0 5 4 5 4 5 6 6 6	t _b m m s m m m	х ₃ х ₃	t _a x x x x x x x x x x x x x	6 6 6 6 6		6 6 2 hint hint hint hint hint hint hint	X i X i X X	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃		imm _{7b} imm _{5b} r ₂ imm _{7b} r ₂ r ₂ r ₂	y (Γ ₁ C P ₁ Γ ₁ Γ ₁ Γ ₁ imm _{7a} Γ ₁ Γ ₁	db dp dp dp dp dp dp dp dp dp dp dp dp dp
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5 M6 M7 M8	0 5 4 5 4 5 6 6 6 7	t _b m m s m s m s	х ₃ х ₃	ta X X X X X X X X X X	6 6 6 6 6 6		6 6 2 hint hint hint hint hint hint hint hint	x i x i x x i	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃		imm _{7b} imm _{5b} r ₂ imm _{7b} r ₂ r ₂ r ₂ imm _{7b}		Γ ₁ C P ₁ Γ ₁ Γ ₁ Γ ₁ imm _{7a} Γ ₁ Γ ₁	dp dp dp dp dp dp dp dp dp dp dp dp dp d
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10	0 5 4 5 4 5 6 6 7 6	t₀ m m s m m s m	х ₃ х ₃	ta X X X X X X X X X X X X X	6 6 6 6 6 6 6 6		6 6 2 2 hint hint hint hint hint hint hint hint	X i X i X i X i X i X i	ar ₃ ar ₃ r ₃ 0 r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃ r ₃		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{\text{imm}_{7b}}$ $\frac{r_2}{r_2}$ $\frac{r_2}{\text{imm}_{7b}}$ $\frac{r_2}{f_2}$		Γ ₁ C P ₁ Γ1 Γ1 Γ1 Γ1 Γ1 Γ1 Γ1 Γ1	dp dp dp dp dp dp dp dp dp dp dp dp dp d
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11	0 5 4 5 4 5 6 6 7 6 7 6	t₀m m s m s m s m s m s	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6		6 6 2 2 hint hint hint hint hint hint hint hint	X i X i X i X i X i X i	ar3 r3 r3 0 r3		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$		Γ ₁ C P ₁ Γ ₁ Γ ₁ Γ ₁ imm _{7a} Γ ₁ Γ ₁ Γ ₁ Γ ₁ Γ ₁ Γ ₁	<pre>dp dp d</pre>
M15 7 s x_6 hint i r_3 imm_{7b} qp M16 4 m x_6 hint x r_3 r_2 r_1 qp M17 4 m x_6 hint x r_3 s i_{2b} r_1 qp M18 6 m x_6 x r_2 t_1 qp M19 4 m x_6 x f_2 r_1 qp	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12	0 5 4 5 4 5 6 6 7 6 7 6 6 6	t₀mmsmsmsmsmsmsm	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6		6 6 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	X i X i X i X i X i X i X x i X x x	ar3 r3 r3 0 r3		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$		Γ ₁ C P ₁ Γ ₁	<pre>dp dp d</pre>
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13	0 5 4 5 4 5 6 6 7 6 7 6 6 6 6	t _b mmsmsmmsmsmmsmm	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6 6 6 6		6 6 2 hint hint hint hint hint hint hint hint	X i X i X i X i X i X x x x x x x x x x x x x x	ar3 ar3 r3 0 r3 r3 <td></td> <td>$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$ $\frac{r_2}{r_2}$</td> <td></td> <td>Γ₁ C P₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁</td> <td><pre>dp dp d</pre></td>		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$		Γ ₁ C P ₁ Γ ₁	<pre>dp dp d</pre>
M174m x_6 hintx r_3 s i_{2b} r_1 qpM186m x_6 x r_2 t_1 qpM194m x_6 x f_2 r_1 qp	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14	0 5 4 5 6 6 6 7 6 7 6 6 6 6 6 6	t₀mmsmsmsmsmsmsmmmmsmsmsmsmsmsmsmsmsmsms	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6 6 6 6 6 6		6 6 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	x i x i x i x x x x x x x x x x x x x x	ar3 ar3 r3 0 r3 r3 <td></td> <td>$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$ $\frac{r_2}{r_2}$</td> <td></td> <td>Γ₁ C P₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁</td> <td><pre>dp dp d</pre></td>		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$		Γ ₁ C P ₁ Γ ₁	<pre>dp dp d</pre>
M186m x_6 x r_2 t_1 qp M194m x_6 x f_2 r_1 qp	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15	0 5 4 5 4 5 6 6 7 6 7 6 6 6 6 6 7	t₀ m m s m s m m s m s m m m m m m s	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	x i x i x i x i x x x x i x x i x x i x x x i x x i x x x x x i x x x x x x i x x x x x i x x x x x i x x x x x i x x x x i x x x x x x i x x x x x x x i x x x x x x x x x x x x x x x x x x x x	ar3 ar3 r3 0 r3 r3 <td></td> <td>$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$ $\frac{r_2}{r_2}$</td> <td></td> <td>Γ₁ C P₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁</td> <td><pre>dp dp d</pre></td>		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$		Γ ₁ C P ₁ Γ ₁	<pre>dp dp d</pre>
M19 4 m x_6 x f_2 r_1 qp	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16	0 5 4 5 6 6 6 7 6 6 7 6 6 6 6 6 7 4	t _b mmsmmsmmsmmsmmsmmsmmsmmsmmsmmsmmsmmsmms	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		6 6 7 2 hint hint hint hint hint hint hint hint	x i x i x i x x x x i x x x x i x x x x	ar ₃ ar ₃ r ₃ 0 r ₃ <tr< td=""><td></td><td>$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$ $\frac{r_2}{r_2}$</td><td></td><td>Γ₁ C P₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁</td><td>qp qp qp</td></tr<>		$\frac{\text{imm}_{7b}}{\text{imm}_{5b}}$ $\frac{r_2}{r_2}$		Γ ₁ C P ₁ Γ ₁	qp qp
	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16 M17	0 5 4 5 4 5 6 6 7 6 6 7 6 6 6 6 7 4 4	to E S E S E S E S E S E S E E E S E E E S E E E S E E E S E S E S E S E S E E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E S E E E S E E E S E E E S E E E E S E E E E S E E E E S E E E S E E E S E E E E S E E E S E E E S E E E E S E E E S E E E S E E E S E E E E S E E E E S E E E S E E E E S E E E S E E E S E E E E S E E E S E E E S E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E S E E E E E S E E E E E S E E E E E E S E E E E E S E E E E E S E E E E E S E E E E E S E E E E S E E E E E E S E E E E E S E E E E E S E E E E E S E E E E E S E E E E E E S E E E E E S E E E E E S E E E E E S E E E E E S E E E E E E S E E E E E S E E E E E E E S E E E E E S E E E E E S E E E E E S E E E E S E E E E E E S E E E E E S E E E E E S E E E E E S E E E E E S E E E E E E S E E E E E S E E E E E E S E E E E E S E E E E E S E E E E E S E E E E E S E E E E E E S E E E E E S E E E E E S E E E E E S E E E E E S E E E E E E E E E S E E E E E E S E E E E E E E E S E E E E E S E E E E E E S E E E E E E E E E S E E E E E E E E E E E E E E E E E E E E	х ₃ х ₃	ta X X X X X X X X X X X X X X X X X X X	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		6 6 7 2 hint hint hint hint hint hint hint hint	x i x i x i x i x x x i x x x i x x x i x x x x x x x x x x x x x x x x x x x x	ar ₃ ar ₃ r ₃ 0 r ₃ <tr< td=""><td></td><td>$\begin{array}{c c} \operatorname{imm}_{7b} \\ \hline \\ \operatorname{imm}_{5b} \\ \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r$</td><td></td><td>Γ₁ C P₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁ Γ₁</td><td>qp qp qp qp qp q</td></tr<>		$\begin{array}{c c} \operatorname{imm}_{7b} \\ \hline \\ \operatorname{imm}_{5b} \\ \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \hline \hline \\ r$		Γ ₁ C P ₁ Γ ₁	qp qp qp qp q
40393837363534333231302928272625242322212019181716151413121110 9 8 7 6 5 4 3 2 1 0	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16 M17 M18	0 5 4 5 6 6 6 7 6 6 6 6 6 6 6 7 4 4 4 6	to E S E S E S E S E S E S E S E S E S E	х ₃ х ₃	t _a x x x x x x x x x x x x x x x x x x x	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		6 6 7 2 hint hint hint hint hint hint hint hint	x i x i x i x i x i x x x x x x x x x x	ar ₃ ar ₃ r ₃ 0 r ₃ <tr< td=""><td></td><td>$\begin{array}{c c} \operatorname{imm}_{7b} \\ \hline \\ \operatorname{imm}_{5b} \\ \hline \\ r_2 \\ \operatorname{imm}_{7b} \\ \hline \\ r_2 \\ \operatorname{imm}_{7b} \\ \hline \\ r_2 \\ \operatorname{imm}_{7b} \\ \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline$</td><td></td><td>$\begin{bmatrix} \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \hline f_{1} \\ f_{1} \\$</td><td>qp qp qp qp qp q</td></tr<>		$\begin{array}{c c} \operatorname{imm}_{7b} \\ \hline \\ \operatorname{imm}_{5b} \\ \hline \\ r_2 \\ \operatorname{imm}_{7b} \\ \hline \\ r_2 \\ \operatorname{imm}_{7b} \\ \hline \\ r_2 \\ \operatorname{imm}_{7b} \\ \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \\ r_2 \\ \hline \hline \\ r_2 \\ \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline \hline \\ r_2 \\ \hline \hline$		$ \begin{bmatrix} \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \Gamma_{1} \\ \hline f_{1} \\ f_{1} \\ $	qp qp qp qp q

403938373635343332313029282726252423222120191817161514131211109876543210

							2625242322212	01918171615	51413	12	11 10 9	876	54321	0
Int Spec Check	M20	1	S	x ₃			1m _{13c}	r ₂			imm		qp	
FP Spec Check	M21	1	s	x ₃		im	100 101 101 100	f ₂			imm	7a	qp	
Int ALAT Check	M22	0	s	x ₃			imm _{20b}				r ₁	/u	qp	
FP ALAT Check	M23	0	s	x ₃			imm _{20b}				f ₁		qp	
Sync/Srlz/ALAT	M24	0		х ₃	X ₂	x ₄	200				•		qp	
RSE Control	M25	0		x ₃	X ₂	x ₄							0	
Int ALAT Inval	M26	0		x ₃	x ₂	x ₄					r ₁		qp	
FP ALAT Inval	M27	0		x ₃	x ₂	x ₄					f ₁		qp	
Flush Cache	M28	1	х	x ₃	2	x ₆	r ₃						qp	
Move to AR	M29	1		X ₃		x ₆	ar ₃	r ₂					qp	
Move to AR Imm ₈	M30	0	s	x ₃	X ₂	X ₄	ar ₃	imm _{7b}					qp	
Move from AR	M31	1		x ₃	-	x ₆	ar ₃	15			r ₁		qp	
Move to CR	M32	1		X3		x ₆	cr ₃	r ₂					qp	
Move from CR	M33	1		x ₃		x ₆	Cr ₃	_			r ₁		qp	
Alloc	M34	1		x ₃		sor	sol	sof			r ₁		qp	
Move to PSR	M35	1		x ₃		x ₆		r ₂					qp	
Move from PSR	M36	1		x ₃		x ₆		_			r ₁		qp	
Break	M37	0	i	x ₃	X2	x ₄		imm ₂₀	0a				qp	
Probe	M38	1		X ₃	_	x ₆	r ₃	r ₂			r ₁		qp	
Probe Imm ₂	M39	1		x ₃		x ₆	r ₃		i _{2b}		r ₁		qp	
Probe Fault Imm ₂	M40	1		x ₃		x ₆	r ₃		i _{2b}				qp	
TC Insert	M41	1		x ₃		x ₆		r ₂					qp	
Mv to Ind/TR Ins	M42	1		x ₃		x ₆	r ₃	r ₂					qp	
Mv from Ind	M43	1		x ₃		x ₆	r ₃				r ₁		qp	
Set/Reset Mask	M44	0	i	x ₃	i _{2d}	x ₄	Ŭ	imm _{21a}					qp	
Translation Purge	M45	1		x ₃	20	x ₆	r ₃	r ₂	1				qp	
Translation Access	M46	1		x ₃		x ₆	r ₃				r ₁		qp	
TC Entry Purge	M47	1		X3		x ₆	r ₃						qp	
Nop/Hint	M48	0	i	X ₃	X ₂	X ₄	У	imm ₂₀	0a				qp	
IP-Relative Branch	B1	4	s	d wh	-		imm _{20b}	<u> </u>		р		btype	qp	
Counted Branch	B2	4	s	d wh			imm _{20b}			p		btype	0	
IP-Relative Call	B3	5		d wh			imm _{20b}			p		b ₁	qp	
Indirect Branch	B4	0		d wh		x ₆	200		b ₂	p		btype	qp	
Indirect Call	B5	1		d wh		Ŭ			b ₂	p		b ₁	qp	
IP-Relative Predict	B6	7	s	ih t _{2e}			imm _{20b}		_	<u> </u>	timm	7a	wh	7
Indirect Predict	B7	2		ih t _{2e}		x ₆	200		b ₂		timm	1 _{7a}	wh	-
Misc	B8	0				x ₆			_				0	
Break/Nop/Hint	B9	0/2	i			x ₆		imm ₂₀	0a				qp	
FP Arithmetic	F1	8 - D	Х	sf		f ₄	t ₃	t ₂			f ₁		qp	
Fixed Multiply Add	F2	E	х	x ₂		f ₄	f ₃	f ₂			f ₁		qp	
FP Select	F3	E	х			f ₄	f ₃	f ₂			f ₁		qp	
FP Compare	F4	4	r _b	sf r _a		p ₂	f ₃	f ₂		ta	p	1	qp	
FP Class	F5	5		fc ₂		p ₂	fclass _{7c}	f ₂		ta	p	1	qp	
FP Recip Approx	F6	0 - 1	q	sf x		p ₂	f ₃	f ₂			f ₁		qp	
FP Recip Sqrt App	F7	0 - 1	q	sf x		p ₂	f ₃				f ₁		qp	
FP Min/Max/Pcmp	F8	0 - 1		sf x		x ₆	f ₃	f ₂			f ₁		qp	
FP Merge/Logical	F9	0 - 1		х		x ₆	f ₃	f ₂			f ₁		qp	
Convert FP to Fixed	F10	0 - 1		sf x		x ₆		f ₂			f ₁		qp	
Convert Fixed to FP	F11	0		x		x ₆		f ₂			f ₁		qp	
FP Set Controls	F12	0		sf x		x ₆	omask _{7c}	amask ₇	′b				qp	
FP Clear Flags	F13	0		sf x		x ₆		-	~ 1				qp	
FP Check Flags	F14	0	s	sf x		x ₆		imm ₂₀	0a				qp	
Break	F15	0	i	x		x ₆		imm ₂₀	0a				qp	
Nop/Hint	F16	0	i	х		x ₆	У	imm ₂₀					qp	
Break	X1	0	i	x ₃		x ₆		imm ₂₀					qp	imm ₄ ,
Move Imm ₆₄	X2	6	i		imm		imm _{5c} i _c v				r ₁		qp	imm ₄
Long Branch	X3	С	i	d wh			imm _{20b}			р		btype	qp	imm ₃₉
Long Call	X4	D	i	d wh			imm _{20b}			р		b ₁	qp	imm ₃₉
Nop/Hint	X5	0	i	x ₃		x ₆	У	imm ₂₀	0a				qp	imm ₄₁
		40 39 38 37	736	353433	3231		2625242322212			12	11 10 9	876	54321	

Table 4-4. **Instruction Format Summary (Continued)**

1

Table 4-5. Instruction Field Color Key

Field 8	& Color
ALU Instruction	Opcode Extension
Integer Instruction	Opcode Hint Extension
Memory Instruction	Immediate
Branch Instruction	Indirect Source
Floating-point Instruction	Predicate Destination
Integer Source	Integer Destination
Memory Source	Memory Source & Destination
Shift Source	Shift Immediate
Special Register Source	Special Register Destination
Floating-point Source	Floating-point Destination
Branch Source	Branch Destination
Address Source	Branch Tag Immediate
Qualifying Predicate	Reserved Instruction
Ignored Field/Instruction	Reserved Inst if PR[qp] is 1
	Reserved B-type Inst if PR[qp] is 1

Table 4-6.Instruction Field Names

Field Name	Description
ar ₃	application register source/target
b ₁ , b ₂	branch register source/target
btype	branch type opcode extension
с	complement compare relation opcode extension
ccount _{5c}	multimedia shift left complemented shift count immediate
count _{5b} , count _{6d}	multimedia shift right/shift right pair shift count immediate
cpos _x	deposit complemented bit position immediate
cr ₃	control register source/target
ct _{2d}	multimedia multiply shift/shift and add shift count immediate
d	branch cache deallocation hint opcode extension
f _n	floating-point register source/target
fc ₂ , fclass _{7c}	floating-point class immediate
hint	memory reference hint opcode extension
i, i _{2b} , i _{2d,} imm _x	immediate of length 1, 2, or x
ih	branch importance hint opcode extension
len _{4d} , len _{6d}	extract/deposit length immediate
m	memory reference post-modify opcode extension
mask _x	predicate immediate mask
mbt _{4c} , mht _{8c}	multimedia mux1/mux2 immediate
р	sequential prefetch hint opcode extension
p ₁ , p ₂	predicate register target
pos _{6b}	test bit/extract bit position immediate
q	floating-point reciprocal/reciprocal square-root opcode extension
qp	qualifying predicate register source
r _n	general register source/target
s	immediate sign bit
sf	floating-point status field opcode extension

Table 4-6. Instruction Field Names (Continued)

Field Name	Description						
sof, sol, sor	alloc size of frame, size of locals, size of rotating immediates						
t _a , t _b	compare type opcode extension						
t _{2e} , timm _x	branch predict tag immediate						
v _x	reserved opcode extension field						
wh	branch whether hint opcode extension						
x, x _n	opcode extension of length 1 or n						
у	extract/deposit/test bit/test NaT/hint opcode extension						
z _a , z _b	multimedia operand size opcode extension						

Table 4-7. Special Instruction Notations

Notation	Description
e	instruction ends an instruction group when taken, or for Reserved if PR[qp] is 1 (cyan) encodings and non-branch instructions with a qualifying predicate, when its PR[qp] is 1, or for Reserved (brown) encodings, unconditionally
f	instruction must be the first instruction in an instruction group and must either be in instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0
i	instruction is allowed in the I slot of an MLI template
I	instruction must be the last in an instruction group
р	privileged instruction
t	instruction is only allowed in instruction slot 2

The remaining sections of this chapter present the detailed encodings of all instructions. The "A-Unit Instruction encodings" are presented first, followed by the "I-Unit Instruction Encodings" on page 3:310, "M-Unit Instruction Encodings" on page 3:323, "B-Unit Instruction Encodings" on page 3:349, "F-Unit Instruction Encodings" on page 3:356, and "X-Unit Instruction Encodings" on page 3:365.

Within each section, the instructions are grouped by function, and appear with their instruction format in the same order as in Table 4-4, "Instruction Format Summary" on page 3:296. The opcode extension fields are briefly described and tables present the opcode extension assignments. Unused instruction encodings (appearing as blank entries in the opcode extensions tables) behave in one of four ways:

- Ignored instructions (white color entries in the tables) execute as nop instructions.
- Reserved instructions (light gray color in the gray scale version of the tables, brown color in the color version) cause an Illegal Operation fault.
- Reserved if PR[qp] is 1 instructions (dark gray in the gray scale version of the tables, purple in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits 5:0) is 1 and execute as a nop instruction if 0.
- Reserved if PR[qp] is 1 B-unit instructions (medium gray in the gray scale version of the tables, cyan in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits 5:0) is 1 and execute as a nop instruction if 0. These differ from the Reserved if PR[qp] is 1 instructions (purple) only in their RAW dependency behavior (see "RAW Dependency Table" on page 3:374).

Some processors may implement the Reserved if PR[qp] is 1 (purple) and Reserved if PR[qp] is 1 B-unit (cyan) encodings in the L+X opcode space as Reserved (brown). These encodings appear in the L+X column of Table 4-3 on page 3:295, and in Table 4-69 on page 3:366, Table 4-70 on page 3:366, Table 4-71 on page 3:367, and Table 4-72 on page 3:367. On processors which implement these encodings as Reserved (brown), the operating system is required to provide an Illegal Operation fault handler which emulates them as Reserved if PR[qp] is 1 (cyan/purple) by decoding the reserved opcodes, checking the qualifying predicate, and returning to the next instruction if PR[qp] is 0.

Constant 0 fields in instructions must be 0 or undefined operation results. The undefined operation may include checking that the constant field is 0 and causing an Illegal Operation fault if it is not. If an instruction having a constant 0 field also has a qualifying predicate (qp field), the fault or other undefined operation must not occur if PR[qp] is 0. For constant 0 fields in instruction bits 5:0 (normally used for qp), the fault or other undefined operation may or may not depend on the PR addressed by those bits.

Ignored (white space) fields in instructions should be coded as 0. Although ignored in this revision of the architecture, future architecture revisions may define these fields as hint extensions. These hint extensions will be defined such that the 0 value in each field corresponds to the default hint. It is expected that assemblers will automatically set these fields to zero by default.

Unused opcode hint extension values (white color entries in Hint Completer tables) should not be used by software. Processors must perform the architected functional behavior of the instruction independent of the hint extension value (whether defined or unused), but different processor models may interpret unused opcode hint extension values in different ways, resulting in undesirable performance effects.

4.2 A-Unit Instruction Encodings

4.2.1 Integer ALU

All integer ALU instructions are encoded within major opcode 8 using a 2-bit opcode extension field in bits 35:34 (x_{2a}) and most have a second 2-bit opcode extension field in bits 28:27 (x_{2b}), a 4-bit opcode extension field in bits 32:29 (x_4), and a 1-bit reserved opcode extension field in bit 33 (v_e). Table 4-8 shows the 2-bit x_{2a} and 1-bit v_e assignments, Table 4-9 shows the integer ALU 4-bit+2-bit assignments, and Table 4-12 on page 3:306 shows the multimedia ALU 1-bit+2-bit assignments (which also share major opcode 8).

Opcode Bits	x _{2a} Bits	v _e Bit 33				
40:37	35:34	0	1			
	0	Integer ALU 4-bit+2-bit Ext (Table 4-9)				
8	1	Multimedia ALU 1-t	bit+2-bit Ext (Table 4-12)			
0	2	adds – imm ₁₄ A4				
	3	addp4 – imm ₁₄ A4				

Table 4-8.	Integer ALU	2-bit+1-bit O	pcode Extensions
	THUCGUL ALO		PCOUC EXCENSIONS

Opcode Bits	x _{2a} Bits	v _e Bit	x ₄ Bits		x ₂₁ Bits 2																			
40:37	35:34	33	32:29	0	1	2	3																	
			0	add A1	add +1 A1																			
			1	sub -1 A1	sub A1																			
				2	addp4 A1																			
			3	and A1	andcm A1	or A1	xor A1																	
			4		shlado	1 A2																		
			5																					
			6		shladdp	04 A2																		
8	0	0	7																					
0	Ū	U	0	8																				
																				9		sub – imm ₈ A3		
																						-	Α	
			В	and – imm ₈ A3	andcm – imm ₈ A3	or – imm ₈ A3	xor – imm ₈ A3																	
		-	-	_	-	-	С																	
			D																					
			E																					
			F																					

Table 4-9. Integer ALU 4-bit+2-bit Opcode Extensions

4.2.1.1 Integer ALU – Register-Register

	40	37	36	3534	33	32 29	2827	26 20	19 13	6 6	5 0
A1	8			x _{2a}	ve	x ₄	x _{2b}	r ₃	r ₂	r ₁	qp
	4		1	2	1	4	2	7	7	7	6

Instruction	Onerende	Oneede	Extension					
addp4 and	Operands	Opcode -	x _{2a}	v _e	x ₄	x _{2b}		
odd	$r_1 = r_2, r_3$				0	0		
auu	$r_1 = r_2, r_3, 1$				0	1		
aub	$r_1 = r_2, r_3$				1	1		
sub	$r_1 = r_2, r_3, 1$				1	0		
addp4		8	0	0	2	0		
and						0		
andcm	$r_1 = r_2, r_3$				3	1		
or					3	2		
xor						3		

4.2.1.2 Shift Left and Add

	40	37	363	3534	33	32	292	827	26 20	19	13	12	6	5	0
A2	8			x _{2a}	ve	x ₄	C	ct _{2d}	r ₃	r;	2	r.	1	q	р
	4		1	2	1	4		2	7	7	7	7	,	6	j

Instruction	Operands	Opcode	Extension			
instruction	Operands	Opcode	x _{2a}	v _e	x ₄	
shladd		0	0	0	4	
shladdp4	$r_1 = r_2, \ count_2, \ r_3$	0	0	0	6	

4.2.1.3 Integer ALU – Immediate₈-Register

							-	-						
	40		3736	3534	43332	2	29282726	i	2019		1312		6 5	0
A3		8	s	x _{2a}	v _e	x ₄	x _{2b}	r ₃		imm ₇	b	r ₁	c	qp
		4	1	2	1	4	2	7		7		7		6
	nstruc	otio			0	noro	ada	Oncodo			Ext	ension		
	iistrut	Stioi			0	perai	lus	Opcode		x _{2a}	v _e	x ₄	x _{2b}	
sub												9	1	
and													0	
andc	m			<i>r</i> ₁	= imi	m ₈ , r ₃	3	8		0	0	в	1	
or												Б	2	
xor													3	

4.2.1.4 Add Immediate₁₄

A4

40	37	36	3534	33	32 27	26 20	19	13	12 6	5	0
8	3	s	x _{2a}	v _e	imm _{6d}	r ₃		imm _{7b}	r ₁	qp	
4	ł	1	2	1	6	7		7	7	6	

Instruction	Operands	Opcode	Extension			
instruction	Operands	Opcode	x _{2a}	v _e		
adds	:	0	2	0		
addp4	$r_1 = imm_{14}, r_3$	8	3	0		

4.2.1.5 Add Immediate₂₂



4.2.2 Integer Compare

The integer compare instructions are encoded within major opcodes C - E using a 2-bit opcode extension field (x_2) in bits 35:34 and three 1-bit opcode extension fields in bits 33 (t_a) , 36 (t_b) , and 12 (c), as shown in Table 4-10. The integer compare immediate instructions are encoded within major opcodes C - E using a 2-bit opcode extension field (x_2) in bits 35:34 and two 1-bit opcode extension fields in bits 33 (t_a) and 12 (c), as shown in Table 4-10.

x ₂ Bits	t _b Bit	Bit Bit			Opcode Bits 40:37		
35:34	36	33	12	С	D	E	
		0	0	cmp.lt A6	cmp.ltu A6	cmp.eq A6	
	0	0	1	cmp.lt.unc A6	cmp.ltu.unc A6	cmp.eq.unc A6	
	0	1	0	cmp.eq.and A6	cmp.eq.or A6	cmp.eq.or.andcm A6	
0		1	1	cmp.ne.and A6	cmp.ne.or A6	cmp.ne.or.andcm A6	
0		0	0	cmp.gt.and A7	cmp.gt.or A7	cmp.gt.or.andcm A7	
	1	1	1	cmp.le.and A7	cmp.le.or A7	cmp.le.or.andcm A7	
			0	cmp.ge.and A7	cmp.ge.or A7	cmp.ge.or.andcm A7	
		1	1	cmp.lt.and A7	cmp.lt.or A7	cmp.lt.or.andcm A7	
		0	0	cmp4.lt A6	cmp4.ltu A6	cmp4.eq A6	
	0	0	1	cmp4.lt.unc A6	cmp4.ltu.unc A6	cmp4.eq.unc A6	
	0	1	0	cmp4.eq.and A6	cmp4.eq.or A6	cmp4.eq.or.andcm A6	
1		1	1	cmp4.ne.and A6	cmp4.ne.or A6	cmp4.ne.or.andcm A6	
		0	0	cmp4.gt.and A7	cmp4.gt.or A7	cmp4.gt.or.andcm A7	
	1	0	0	1	cmp4.le.and A7	cmp4.le.or A7	cmp4.le.or.andcm A7
		1	0	cmp4.ge.and A7	cmp4.ge.or A7	cmp4.ge.or.andcm A7	
		1	1	cmp4.lt.and A7	cmp4.lt.or A7	cmp4.lt.or.andcm A7	

Table 4-10. Integer Compare Opcode Extensions

Table 4-11. Integer Compare Immediate Opcode Extensions

x ₂ Bits	s Bit Bit			Opcode Bits 40:37	
35:34	33	12	C	D	E
	0	0	cmp.lt – imm ₈ A8	cmp.ltu – imm ₈ A8	cmp.eq – imm ₈ A8
2	0	1	cmp.lt.unc – imm ₈ A8	cmp.ltu.unc – imm ₈ A8	cmp.eq.unc – imm ₈ A8
2	1	0	cmp.eq.and – imm ₈ A8	cmp.eq.or – imm ₈ A8	cmp.eq.or.andcm – imm ₈ A8
	1	1	cmp.ne.and – imm ₈ A8	cmp.ne.or – imm ₈ A8	cmp.ne.or.andcm – imm ₈ A8
	0	0	cmp4.lt – imm ₈ A8	cmp4.ltu – imm ₈ A8	cmp4.eq – imm ₈ A8
	0	1	cmp4.lt.unc – imm ₈ A8	cmp4.ltu.unc – imm ₈ A8	cmp4.eq.unc – imm ₈ A8
3	1	0	cmp4.eq.and – imm ₈ A8	cmp4.eq.or – imm ₈ A8	cmp4.eq.or.andcm – imm ₈ A8
	1 1		cmp4.ne.and – imm ₈ A8	cmp4.ne.or – imm ₈ A8	cmp4.ne.or.andcm – imm ₈ A8

	40	3	736	3534	4333	32 2	27 26		20	19		13 12 1 [.]	1	6	3 5	
6	C -	Е		x ₂	ta	p ₂		r ₃			r ₂	С	p ₁		q	Ip
	4		1	2	1	6		7			7	1	6			6
									~			E	ctensio	n]
	Instr	uct	ion			Opera	ands		Орсо	ae	x ₂	t _b	t	a	С	
cmp.	.lt								С							_
cmp.	.ltu								D						0	
cmp	.eq								E)		
cmp.	.lt.unc								С					,		
cmp.	.ltu.unc								D						1	
cmp	.eq.unc								E		0	0				
cmp.	.eq.and								С		0	0				
cmp.	.eq.or								D						0	
cmp.	.eq.or.an	dcn	n						E					1		
cmp.	.ne.and								С							
cmp.	.ne.or								D						1	
cmp.	.ne.or.an	dcn	n			$p_1, p_2 = r_2,$	r.,		E							
cmp	4.lt					$p_1, p_2 - r_2,$	13		С							
cmp	4.ltu								D						0	
cmp	4.eq								E)		
	4.lt.unc								С					,		
cmp	4.ltu.unc								D						1	
cmp	4.eq.unc								E		1	0				
-	4.eq.and								С							
	4.eq.or								D						0	
-	4.eq.or.a		m						E					1		
cmp	4.ne.and								С					•		
	4.ne.or								D						1	
cmp	4.ne.or.a	ndc	m						Е							

4.2.2.1 Integer Compare – Register-Register

	40	37 36	<u>3534</u>	333	2	27 26		20	19		13 12 11		65	
7	C - E	t _b	x ₂	ta	p ₂		r ₃			0	с	p ₁		qp
	4	1	2	1	6		7			7	1	6		6
											Exte	ension		
	Instruc	tion			0	perand	S	Орсо	ode	x ₂	t _b	t _a	С	
cmp.	gt.and							С				-		
cmp.	gt.or							D					0	
cmp.	gt.or.andcr	n						E				0		
cmp.l	le.and							С				0		
cmp.l	le.or							D					1	
cmp.l	le.or.andcr	n						E		0				
cmp.	ge.and							С		U				
cmp.	ge.or							D					0	
cmp.	ge.or.andc	m						E				1		
cmp.l	lt.and							С				1		
cmp.l	lt.or							D					1	
cmp.l	lt.or.andcm	1						E			4			
cmp4	l.gt.and				p ₁ , p ₂ =	• r0, r ₃		С			- 1			
cmp4	l.gt.or							D					0	
cmp4	l.gt.or.and	cm						E				0		
cmp4	l.le.and							С		1		0		
cmp4	l.le.or							D					1	
cmp4	l.le.or.ando	m						E						
cmp4	l.ge.and							С		1				
cmp4	l.ge.or							D					0	
cmp4	l.ge.or.and	cm						E						
cmp4	l.lt.and							С		1		1		
cmp4	l.lt.or							D					1	
cmp4	mp4.lt.or.andcm							E						

4.2.2.2 Integer Compare to Zero – Register

	40				4333	2	27	26	20 -			2 11		6	5	
	C	- E	s	_		p ₂		r ₃		imm _{7b}		C	p ₁		q	
		4	1	2	1	6		7		7		1	6		6	6
	l						•			0			Extens	ion		
	ins	truc	lon				U	perands		Opcode	>	2	ta		С	
cmp.lt	t									С						
cmp.lt	tu									D					0	
cmp.e	pe									E			0			
cmp.lt	.unc									С			0			
cmp.lt	u.unc									D					1	
cmp.e	eq.unc									E		2				
cmp.e	eq.and									С		<u>-</u>				
cmp.e	eq.or									D					0	
cmp.e	eq.or.a	ndcm	۱							E			1			
cmp.n	e.and									С			'			
cmp.n	ne.or									D					1	
cmp.n	ne.or.a	ndcm	۱				- im	m r		E						
cmp4.	.lt					ρ_1, ρ	2 – 111	m ₈ , r ₃		С						
cmp4.	.ltu									D					0	
cmp4.	.eq									E			0			
cmp4.	.lt.unc									С			0	ľ		
cmp4.	.ltu.un	с								D					1	
cmp4.	.eq.un	С								Е		3				
cmp4.	.eq.an	d				1				С		J				
cmp4.	np4.eq.or np4.eq.or.andcm					D					0					
cmp4.						Е			1							
cmp4.	.ne.an	d				1			ŀ	С				ľ		
cmp4.	.ne.or								D					1		
cmp4.	.ne.or	andc	m							Е						

4.2.2.3 Integer Compare – Immediate-Register

4.2.3 Multimedia

All multimedia ALU instructions are encoded within major opcode 8 using two 1-bit opcode extension fields in bits 36 (z_a) and 33 (z_b) and a 2-bit opcode extension field in bits 35:34 (x_{2a}) as shown in Table 4-12. The multimedia ALU instructions also have a 4-bit opcode extension field in bits 32:29 (x_4), and a 2-bit opcode extension field in bits 28:27 (x_{2b}) as shown in Table 4-13 on page 3:307.

Table 4-12. Multimedia ALU 2-bit+1-bit Opcode Extensions

Opcode Bits 40:37	x _{2a} Bits 35:34	z _a Bit 36	z _b Bit 33	3
		0	0	
0	1	0	1	
0	I	1	0	
		•	1	

Opcode Bits	x _{2a} Bits	z _a Bit	z _b Bit	x ₄ Bits			^{2b} 28:27												
40:37	35:34	36	33	32:29	0	1	2	3											
				0	padd1 A9	padd1.sss A9	padd1.uuu A9	padd1.uus A9											
				1	psub1 A9	psub1.sss A9	psub1.uuu A9	psub1.uus A9											
				2			pavg1 A9	pavg1.raz A9											
				3			pavgsub1 A9												
					4														
				5															
			0	0	6														
8	1	0			0	0	7												
0		0						U	U	U	0	0	8						
													9	pcmp1.eq A9	pcmp1.gt A9				
								A											
										-					В				
														С					
				D															
				E															
				F															

Table 4-13. Multimedia ALU Size 1 4-bit+2-bit Opcode Extensions

Table 4-14. Multimedia ALU Size 2 4-bit+2-bit Opcode Extensions

Opcode Bits	x _{2a} Bits	z _a Bit	z _b Bit	x ₄ Bits		Bit	x _{2b} s 28:27					
40:37	35:34	36	33	32:29	0	1	2	3				
				0	padd2 A9	padd2.sss A9	padd2.uuu A9	padd2.uus A9				
				1	psub2 A9	psub2.sss A9	psub2.uuu A9	psub2.uus A9				
				2			pavg2 A9	pavg2.raz A9				
				3			pavgsub2 A9					
				4		pshl	add2 A10					
				5								
				6		pshr	add2 A10					
8	1	0	1	7								
0	'	0		8								
				9	pcmp2.eq A9	pcmp2.gt A9						
				А								
				В								
					-	-		С				
				D								
				E								
				F								

Opcode Bits	x _{2a} Bits	z _a Bit	z _b Bit	x ₄ Bits		x Bits	2b 28:27	
40:37	35:34	36	33	32:29	0	1	2	3
				0	padd4 A9			
				1	psub4 A9			
				2				
				3				
				4				
				5				
				6				
8	1	1	0	7				
0			U	8				
				9	pcmp4.eq A9	pcmp4.gt A9		
				А				
				В				
				С				
				D				
				E				
				F				

 Table 4-15.
 Multimedia ALU Size 4 4-bit+2-bit Opcode Extensions

Multimedia ALU 4.2.3.1

	40		36 35 34 33 32	2 2	9282	726	2019)	1312		5	
)	8		z _a x _{2a} z _b	x ₄	x _{2b}			r ₂		r ₁	qp	
	4		121	4	2	7		7		7	6	
Inci	truction		0.000	ondo		Oneede			Extension	ı		
Ins	tructior	1	Oper	ands		Opcode	x _{2a}	z _a	z _b	x ₄	x _{2b}	
padd1								0	0			
padd2								-	1		0	
padd4								1	0	_		
padd1.								0	0		1	
padd2.								-	1	0		
padd1.								0	0		2	
padd2.								-	1	-		
padd1.								0	0		3	
padd2.									1		-	
psub1								0	0			
psub2									1		0	
psub4								1	0	-		
psub1.								0	0		1	
psub2.									1	1		
psub1.			$r_1 = r_2, r_3$			8	1	0	0		2	
psub2.						-	-		1	-		
psub1.								0	0		3	
psub2.									1		-	
pavg1								0	0		2	
pavg2									1	2		
pavg1.								0	0		3	
pavg2.									1		-	
pavgsı								0	0	3	2	
pavgsi									1	-	_	
pcmp1								0	0			
pcmp2									1		0	
pcmp4								1	0	9		
pcmp1								0	0	Ŭ		
pcmp2									1		1	
pcmp4	.gt							1	0			

4.2.3.2 Multimedia Shift and Add

		40	3736	6353×	433	32	29282726	20	19	1312	6	5	0
A	10	8	za	x _{2a}	z _b	x ₄	ct _{2d}	r ₃	r ₂		r ₁	qp)
		4	1	2	1	4	2	7	7		7	6	
	Inc	structio	2			Onor	anda	Oncodo		Exte	nsion		
	1113	structio				Opera	anus	Opcode	x _{2a}	za	z _b	x ₄	
	pshlad	ld2		r. =	r.	count ₂	. r.	8	1	0	1	4	
	nehrad	442		1 -	'2'	count ₂	, 13	0		0		6	

pshradd2

6

4.3 I-Unit Instruction Encodings

4.3.1 Multimedia and Variable Shifts

All multimedia multiply/shift/max/min/mix/mux/pack/unpack and variable shift instructions are encoded within major opcode 7 using two 1-bit opcode extension fields in bits 36 (z_a) and 33 (z_b) and a 1-bit reserved opcode extension in bit 32 (v_e) as shown in Table 4-16. They also have a 2-bit opcode extension field in bits 35:34 (x_{2a}) and a 2-bit field in bits 29:28 (x_{2b}) and most have a 2-bit field in bits 31:30 (x_{2c}) as shown in Table 4-17.

Table 4-16. Multimedia and Variable Shift 1-bit Opcode Extensions

Opcode Bits	z _a Bit	z _b Bit		ие 32
40:37	36	33	0	1
	0	0	Multimedia Size 1 (Table 4-17)	
7	0	1	Multimedia Size 2 (Table 4-18)	
	1	0	Multimedia Size 4 (Table 4-19)	
	1	1	Variable Shift (Table 4-20)	

Table 4-17. Multimedia Opcode 7 Size 1 2-bit Opcode Extensions

Opcode Bits	z _a Bit	z _b Bit	v _e Bit	x _{2a} Bits	x _{2b} Bits		x ₂ Bits 3	2c 31:30	
40:37	36	33	32	35:34	29:28	0	1	2	3
					0				
				0	1				
				0	2				
					3				
				1	0				
					1				
				I	2				
7	0	0	0		3				
'	0	0	0		0		unpack1.h l2	mix1.r I2	
				2	1	pmin1.u l2	pmax1.u l2		
				2	2		unpack1.I I2	mix1.I I2	
					3			psad1 I2	
				3	0				
					1				
				5	2			mux1 I3	
					3				

Opcode Bits	z _a Bit	z _b Bit	v _e Bit	x _{2a} Bits	x _{2b} Bits		x _{2c} Bits 31:3	0					
40:37	36	33	32	35:34	29:28	0	1	2	3				
					0	pshr2.u – var I5	pshl2 – var l7						
				0	1		pmpyshr2.	u 1					
				0	2	pshr2 – var I5							
					3		pmpyshr2	11					
					0								
				1	1	pshr2.u – fixed I6		popcnt 19	clz I9				
					2								
7	0	1	0		3	pshr2 – fixed I6							
1	0		0		0	pack2.uss I2	unpack2.h l2	mix2.r I2					
				2	1				pmpy2.r I2				
				2	2	pack2.sss I2	unpack2.I I2	mix2.I I2					
					3	pmin2 l2	pmax2 I2		pmpy2.I I2				
									0				
				3	1		pshl2 – fixed I8						
				5	2			mux2 I4					
					3								

Table 4-18. Multimedia Opcode 7 Size 2 2-bit Opcode Extensions

Table 4-19. Multimedia Opcode 7 Size 4 2-bit Opcode Extensions

Opcode Bits	Bit Bit Bits Bits Bits Bits 31:30								
40:37	36	33	32	35:34	29:28	0	1	2	3
					0	pshr4.u – var I5	pshl4 – var l7		
				0	1				mpy4 I2
				U	2	pshr4 – var I5			
					3				mpyshl4 l2
					0				
				1	1	pshr4.u – fixed I6			
				1	2				
7	1	0	0		3	pshr4 – fixed I6			
'			0		0		unpack4.h l2	mix4.r I2	
				2	1				
				2	2	pack4.sss I2	unpack4.I I2	mix4.I I2	
					3				
					0				
				3	1		pshl4 – fixed <mark>18</mark>		
				5	2				
					3				

Opcode Bits	z _a Bit	z _b Bit	v _e Bit	x _{2a} Bits	x _{2b} Bits		x ₂₀ Bits 3	: 1:30	
40:37	36	33	32	35:34	29:28	0	1	2	3
					0	shr.u – var I5	shl – var 17		
		1		0	1				
				0	2	shr – var 15			
					3				
					0				
				1	1				
					2				
7	1		0		3				
'			Ŭ		0				
				2	1				
				2	2				
					3				
					0				
				3	1				
				3	2				
					3				

Table 4-20. Variable Shift Opcode 7 2-bit Opcode Extensions

4.3.1.1	Multimedia Multiply and Shift												
		40	37 36 35 34 33 32 31 30 29 28 27 26	2	0 19	1312	65	0					
	11	7	z _a x _{2a} z _b v _e ct _{2d} x _{2b}	r ₃	r ₂	r ₁		qp					
		4	1 2 1 1 2 2 1	7	7	7		6					

qp
6

Instruction	Operands	Opcode -	Extension						
Instruction	Operatios	Opcode	z _a	z _b	v _e	x _{2a}	x _{2b}		
pmpyshr2	r = r r count	7	0	1	0	0	3		
pmpyshr2.u	$r_1 = r_2, r_3, count_2$	7	0	Ι	0	0	1		

		7 36 35 34 33 32 31 3	029282726		2019	1	312	65			
	7	z _a x _{2a} z _b v _e x ₂₀		r ₃		r ₂		r ₁	qp		
	4	1 2 1 1 2	2 1	7		7		7	6		
Instr	uction	Operands	Opcode		Extension						
insu	uction	Operations	Opcode	z _a	z _b	v _e	x _{2a}	x _{2b}	x _{2c}		
mpy4				1	0		0	1	3		
mpyshl	4				Ũ		0	3	Ŭ		
pmpy2.r			0	1			1	3			
pmpy2.	I			0	1			3	5		
mix1.r				0	0	1					
mix2.r				0	1			0			
mix4.r				1	0				2		
mix1.l				0	0	1			2		
mix2.I				0	1			2			
mix4.l				1	0						
pack2.u	ISS			0	1			0			
pack2.s	SS		7	0	1	0		2	0		
pack4.s	SS	$r_1 = r_2, r_3$	1	1	0	0	2	2			
unpack	1.h			0	0		2				
unpack	2.h			0	1			0			
unpack	4.h			1	0				1		
unpack	1.I			0	0	1					
unpack	2.1			0	1			2			
unpack	4.1			1	0						
pmin1.u	I			0	0	1		1	0		
pmax1.	omax1.u			U	0				1		
pmin2				0	1	1		2	0		
pmax2				0	1			3	1		
psad1		1		0	0	1		3	2		

4.3.1.2 Multimedia Multiply/Mix/Pack/Unpack

4.3.1.3 Multimedia Mux1

13

14

40	37 36	3534	33	32	31 30	2928	27	24 23	3 20	19 1	312	6 5	5 0
7	za	x _{2a}	z _b	v _e	x _{2c}	x _{2b}			mbt _{4c}	r ₂	r ₁		qp
4	1	2	1	1	2	2	4		4	7	7		6

Instruction	Operands	Opcode	Extension							
instruction	Operations	Opcode	z _a	z _b	v _e	x _{2a}	x _{2b}	x _{2c}		
mux1	$r_1 = r_2$, $mbtype_4$	7	0	0	0	3	2	2		

4.3.1.4 Multimedia Mux2

40	37	36	3534	33	32	3130	2928	27 20	19 13		5 0
7	7 $z_a x_{2a} z_b v_e x_{2c} x_{2b}$					x _{2b}	mht _{8c}	r ₂	r ₁	qp	
4		1	2	1	1	2	2	8	7	7	6

Instruction	Operands	Opcode	Extension							
instruction	Operatios	Opcode	za	z _b	v _e	x _{2a}	x _{2b}	x _{2c}		
mux2	$r_1 = r_2$, mhtype ₈	7	0	1	0	3	2	2		

4.3.1.5 Shift Right – Variable

	-									
	40 37	3635343332313	029282726		2019	1	1312	6 6		0
15	7	z _a x _{2a} z _b v _e x _{2c}	x _{2b}	r ₃		r ₂		r ₁	q	р
	4	1 2 1 1 2	2 1	7		7		7	6	6
ſ		Γ								I
	Instruction	Operands	Opcode			Exten	ision			
	matruction	operatios	opcode	za	z _b	v _e	x _{2a}	x _{2b}	x _{2c}	
H						1		1		

Instruction	Operands	Opcode	Extension							
instruction	Operatios	Opcode	za	z _b	v _e	x _{2a}	x _{2b}	x _{2c}		
pshr2			0	1						
pshr4			1	0			2			
shr		7	7	1	1	0	0		0	
pshr2.u	$r_1 = r_3, r_2$	1	0	1	U	0		0		
pshr4.u			1	0			0			
shr.u			1	1						

4.3.1.6 Multimedia Shift Right – Fixed

	40 373635343332313029282726									26	201	91	8 14	13	12 6	5		0
16	7	Z	z _a x	(_{2a}	z _b ۱	/e 1	x _{2c}	x _{2b}		r ₃			count _{5b}		r ₁		qp	
	4		1	2	1	1	2	2	1	7		1	5	1	7		6	

Instruction	Operands	Opcode	Extension								
Instruction	Operations	Opcode	z _a	z _b	v _e	x _{2a}	x _{2b}	x _{2c}			
pshr2			0	1			3				
pshr4	r – r count	7	1	0	0	1	5	0			
pshr2.u	$r_1 = r_3, \ count_5$		'	0	1	U	I	1	0		
pshr4.u			1	0			I				

4.3.1.7 Shift Left – Variable

40	37 36 35 34 33 32 31 30 29 28 27 26						26 20	19 1	312	6	5	0
7	za	x _{2a}	z _b v	e x _{2c}	x _{2b}		r ₃	r ₂	r ₁		qp	
4	1	2	1 1	2	2	1	7	7	7		6	

Instruction	Operands	Opcode	Extension								
matuction	Operando	Opcode	z _a	z _b	v _e	x _{2a}	x _{2b}	x _{2c}			
pshl2			0	1							
pshl4	$r_1 = r_2, r_3$	7	1	0	0	0	0	1			
shl			1	1							

4.3.1.8 Multimedia Shift Left – Fixed

O	
0	

17

40	37 36	3534	433	32	3130	2928	27 25	24 20	19 13	312 6	5	0
7	z _a	x _{2a}	z _b	v _e	x _{2c}	x _{2b}		ccount _{5c}	r ₂	r ₁	qp	
4	1	2	1	1	2	2	3	5	7	7	6	

Instruction	Operands	Opcode	Extension								
instruction	Operatios	Opcode	za	z _b	v _e	x _{2a}	x _{2b}	x _{2c}			
pshl2	r = r count	7	0	1	0	2	1	1			
pshl4	$r_1 = r_2$, $count_5$	1	1	0	0	5	1	ľ			

4.3.1.9 Bit Strings

	40	37 36 35 34 33 32 31 30	29282726		2019	1;	312	6	5	0
19	7	z _a x _{2a} z _b v _e x _{2c}	x _{2b}	r ₃		0	r	1	q	р
	4	1 2 1 1 2	2 1	7		7		7	6	5
	Instruction	Operanda	Oncodo			Exten	sion			
	instruction	Operands	Opcode	za	z _b	v _e	x _{2a}	x _{2b}	x _{2c}	
pop	pcnt	$r_{\perp} = r_{\perp}$	7	0	0 1 0		1	1	2	
clz		$r_1 = r_3$, i	U		U	-	I	3	

4.3.2 Integer Shifts

The integer shift, test bit, and test NaT instructions are encoded within major opcode 5 using a 2-bit opcode extension field in bits 35:34 (x_2) and a 1-bit opcode extension field in bit 33 (x). The extract and test bit instructions also have a 1-bit opcode extension field in bit 13 (y). Table 4-21 shows the test bit, extract, and shift right pair assignments.

Table 4-21. Integer Shift/Test Bit/Test NaT 2-bit Opcode Extensions

Opcode Bits 40:37	x ₂ Bits 35:34	x Bit 33	Bit	y 13
DIIS 40.37	DIIS 33.34	DIL 33	0	1
	0		Test Bit (Table 4-23)	Test NaT/Test Feature (Table 4-23)
5	1	0	extr.u I11	extr I11
5	2	0		
	3		shrp	110

Most deposit instructions also have a 1-bit opcode extension field in bit 26 (y). Table 4-22 shows these assignments.

Table 4-22. Deposit Opcode Extensions

Opcode Bits 40:37	x ₂ Bits 35:34	X D:4 22	Bit	/ 26
DIIS 40:37	DIIS 35:34	ыг ээ	0	1
	0		Test Bit/Test NaT/Tes	t Feature (Table 4-23)
5	1	1	dep.z I12	dep.z – imm ₈ I13
5	2	1		
	3		dep – ir	nm ₁ 14

4.3.2.1 Shift Right Pair

40) 3	37 36 35 34 33 32			27	26	2019		1312 6		ў 5 (
110	5		x ₂	х	count _{6d}	r ₃		r ₂	r ₁		qp	
	4	1	2	1	6	7		7	7		6	

Instruction	Operands	Opcode	Extension	
			x ₂	x
shrp	$r_1 = r_2, r_3, count_6$	5	3	0
4.3.2.2 Extract

		40	;	37 36 3	35 34 3	33 32		27 26		20	19		14 13 ⁻	12	6	5		0
11	1		5		x ₂	x	len _{6d}		r ₃		р	os _{6b}	У	r ₁			qp	
		•	4	1	2	1	6		7			6	1	7			6	
	In	etru	ctior				Operand			Орсо	do			Extension				
		Siru	Clioi				Operand	15		Opec	ue	×	2	x	3	/		
	extr.u				r. =	- r. n	os len			5		1		0	()		
	extr				'1-	- , ₃ , p	os ₆ , len ₆			5				0		1		

4.3.2.3 Zero and Deposit

	40	373	363	534	33	32	27	262	25 2	019	13	12	6	5	0
l12	5			х ₂	х	len _e	6d	у	cpos _{6c}		r ₂	r ₁		qp	
	4		1	2	1	6		1	6		7	7		6	

Instruction	Operands	Opcode	Extension					
instruction	Operatios	Opcode	x ₂	x	У			
dep.z	$r_1 = r_2, pos_6, len_6$	5	1	1	0			

4.3.2.4 Zero and Deposit Immediate₈

	40	3	736	3534	333	2	2726	25 2	019	1312	6	5 5	0
113		5	s	x ₂	x	len _{6d}	У	cpos _{6c}	imm _{7b}		r ₁	qp)
		4	1	2	1	6	1	6	7		7	6	

Instruction	Operands	Opcode		Extensionxy11	
Instruction	Operations	Opcode	x ₂	x	У
dep.z	$r_1 = imm_8, pos_6, len_6$	5	1	1	1

4.3.2.5 Deposit Immediate₁

	40	37	36	3534	33	32 27	26 20	19 14	13	12 6	5	0
I14	5		s	x ₂	х	len _{6d}	r ₃	cpos _{6b}		r ₁	qp	
	4		1	2	1	6	7	6	1	7	6	

Instruction	Operands	Opcode	Exter	nsion
manuction	Operations	Opcode	x ₂	x
dep	$r_1 = imm_1, r_3, pos_6, len_6$	5	3	1

4.3.2.6 Deposit

	40 37	36 31	30 27	26 20	19 13	<u>8</u> 12 6	5 0
115	4	cpos _{6d}	len _{4d}	r ₃	r ₂	r ₁	qp
	4	6	4	7	7	7	6

Instruction	Operands	Opcode
dep	$r_1 = r_2, r_3, pos_6, len_4$	4

4.3.3 Test Bit

All test bit instructions are encoded within major opcode 5 using a 2-bit opcode extension field in bits 35:34 (x_2) plus five 1-bit opcode extension fields in bits 33 (t_a), 36 (t_b), 12 (c), 13 (y) and 19 (x). Table 4-23 summarizes these assignments.

Opcode Bits 40:37	x ₂ Bits	t _a Bit 33	t _b Bit 36	c Bit 12	y Bit 13		x t 19
DIIS 40.37	35:34	DIL 33	DIL 30	DIUIZ	DIUIS	0	1
				0	0	tbit.	z 116
			0	0	1	tnat.z 117	tf.z 130
			Ū	1	0	tbit.z.	unc I16
		0			1	tnat.z.unc 117	tf.z.unc I30
		0		0	0	tbit.z.a	and I16
			1	0	1	tnat.z.and 117	tf.z.and I30
			•	1	0	tbit.nz.	and I16
5	0			1	1	tnat.nz.and I17	tf.nz.and I30
5	0			0	0	tbit.z	or 116.
			0	0	1	tnat.z.or 117	tf.z.or I30
			0	1	0	tbit.nz	z.or 116
		1		'	1	tnat.nz.or 117	tf.nz.or I30
				0	0	tbit.z.or.a	andcm I16
			1	0	1	tnat.z.or.andcm 117	tf.z.or.andcm I30
			1 –	1	0	tbit.nz.or.	andcm 116
					1	tnat.nz.or.andcm I17	tf.nz.or.andcm I30

Table 4-23. Test Bit Opcode Extensions

4.3.3.1 Test Bit

	40	37 36 35 34 33 32	2726	2	019	14 13 12 11	6	5 0
I16	5	t _b x ₂ t _a	p ₂	r ₃	pos _{6b}	ус	p ₁	qp
	4	1 2 1	6	7	6	1 1	6	6

Instruction	Onerende	Oneede		Extension			1			
tbit.z.unc tbit.z.and tbit.nz.and tbit.z.or tbit.nz.or	Operands	Opcode	x ₂	t _a	t _b	У	С			
tbit.z					0		0			
tbit.z.unc				0	0		1			
tbit.z.and				0	1		0			
tbit.nz.and		5	0		I	0	1			
tbit.z.or	$p_1, p_2 = r_3, pos_6$	5	0		0	U	0			
tbit.nz.or				1	0		1			
tbit.z.or.andcm					1		0			
tbit.nz.or.andcm					I		1			

4.3.3.2 Test NaT

											_	
40	37	3635	343332		2726		201918	14 13	3 12 11	6	5	0
117	5	t _b x	^t 2 t _a	p ₂		r ₃	×	У	C	p ₁	db)
	4	1 2	2 1	6		7	1	5 1	1	6	6	
			1									
Instruc	otion		Opera	ande	Opcode			Exte	ension			
mstruc			Opera	inus	Opcode	x ₂	t _a	t _b	У	x	С	
tnat.z								0			0	
tnat.z.unc	tnat.z.unc						0	0			1	
tnat.z.and			-				0	4			0	
tnat.nz.and	tnat.nz.and		$p_1, p_2 = r_3$		-	0		1	1	0	1	
tnat.z.or	tnat.z.or				5	0		0		0	0	
tnat.nz.or	tnat.nz.or						4	0			1	
tnat.z.or.and	tnat.z.or.andcm						1	4	1		0	
tnat.nz.or.ar	tnat.nz.or.andcm							1			1	

4.3.4 Miscellaneous I-Unit Instructions

The miscellaneous I-unit instructions are encoded in major opcode 0 using a 3-bit opcode extension field (x_3) in bits 35:33. Some also have a 6-bit opcode extension field (x_6) in bits 32:27. Table 4-24 shows the 3-bit assignments and Table 4-25 summarizes the 6-bit assignments.

Table 4-24. Misc I-Unit 3-bit Opcode Extensions

Opcode Bits 40:37	x ₃ Bits 35:33	
	0	6-bit Ext (Table 4-25)
	1	chk.s.i – int I20
	2	mov to pr.rot – imm ₄₄ l24
0	3	mov to pr I23
0	4	
	5	
	6	
	7	mov to b I21

Opcode	x ₃			x ₆		
Bits	Bits	Bits		Bits 32	::31	
40:37	35:33	30:27	0	1	2	3
		0	break.i 19	zxt1 29		mov from ip 125
		1	1-bit Ext (Table 4-26)	zxt2 29		mov from b I22
		2		zxt4 29		mov.i from ar I28
		3				mov from pr 125
		4		sxt1 29		
		5		sxt2 29		
		6		sxt4 29		
0	0	7				
0	0	8		czx1.I I29		
		9		czx2.1 129		
		А	mov.i to ar – imm ₈ I27		mov.i to ar I26	
		В				
		С		czx1.r 29		
		D		czx2.r 29		
		Е				
		F				

Table 4-25. Misc I-Unit 6-bit Opcode Extensions

4.3.4.1 Nop/Hint (I-Unit)

I-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 (x_3), a 6-bit opcode extension field in bits 32:27 (x_6), and a 1-bit opcode extension field in bit 26 (y), as shown in Table 4-26.

Table 4-26. Misc I-Unit 1-bit Opcode Extensions

	Opcode Bits 40:37	x ₃ Bits 35:33	x ₆ Bits 32:27	y Bit 26				
	0	0	01	0		nop.i		
	0	0	01	1		hint.i		
	40 3736	35 3332	272625			6	5	0
118	0 i	x ₃ x	к ₆ у		imm _{20a}		qp	
	4 1	3	6 1		20		6	

Instruction	Operands	Opcode	Extension					
instruction	Operations	Opcode	x ₃	x ₆	У			
nop.i ⁱ	imm	0	0	01	0			
hint.i	imm ₂₁	0	0	UT	1			

4.3.4.2 Break (I-Unit)

		40		3736	335	3332	2	2726	25			6	5		0
119	9		0	i	X	3	x ₆	x ₆ imm _{20a} qp							
			4	1	3	3	6	6 1 20 6							
Ī	Instruction					0	noron	do	Oncodo	Exte	nsion				
		ins	stru	CUO	1			peran	us	Opcode	x ₃		x ₆		
	break.i	i					imm ₂₁			0	0		00		

4.3.4.3 Integer Speculation Check (I-Unit)

		40		373	363	35 33	32	20	19	1312	6	5	0
12	0		0		s	x ₃	imm _{13c}		r ₂		imm _{7a}	q	с
			4		1	3	13		7		7	6	
		Ins	tru	ctio	n		Operands		Opcode		Extension	l	
			, in un	Stio			Operation		opcode		x ₃		
	chk.s.i						r ₂ , target ₂₅		0		1		

4.3.5 **GR/BR Moves**

The GR/BR move instructions are encoded in major opcode 0. See "Miscellaneous I-Unit Instructions" on page 3:318 for a summary of the opcode extensions. The mov to BR instruction uses a 2-bit "whether" prediction hint field in bits 21:20 (wh) as shown in Table 4-27.

Table 4-27. Move to BR Whether Hint Completer

wh Bits 21:20	mwh
0	.sptk
1	none
2	.dptk
3	

The mov to BR instruction also uses a 1-bit opcode extension field (x) in bit 22 to distinguish the return form from the normal form, and a 1-bit hint extension in bit 23 (ih) (see Table 4-56 on page 3:354).

4.3.5.1 Move to BR

121

40	37	36	35 33	32	2423	22	2120	19	13		8	6	5		0
	0		x ₃	timm _{9c}	ih	х	wh	r ₂				b ₁		qp	
	4	1	3	9	1	1	2	7		4		3		6	

Instruction	Operands	Opcode	Extension						
instruction	Operatios	Opcode	x ₃	x	ih	wh			
mov. <i>mwh.ih</i>	b = r t a	0	7	0	See Table 4-56	See Table 4-27			
mov.ret.mwh.ih	$b_1 = r_2, tag_{13}$	0	1	1	on page 3:354	on page 3:320			

4.3.5.2 Move from BR

		40		37	36	35 33	32	27	26	1615	5 131	2	6	5		0
12	2		0			x ₃	x ₆				b ₂	r ₁			qp	
			4		1	3	6		11		3	7			6	
												E	xtensi	on		
			Ins	stru	ıcti	ion			Operands	Орсо	de	x ₃		x ₆		
	mov							$r_1 = k$	b ₂	0		0		31		

4.3.6 **GR/Predicate/IP Moves**

The GR/Predicate/IP move instructions are encoded in major opcode 0. See "Miscellaneous I-Unit Instructions" on page 3:318 for a summary of the opcode extensions.

4.3.6.1 Move to Predicates – Register

65 373635 333231 1312 40 2423 2019 0 x3 0 s mask_{8c} mask_{7a} qp 123 r_2 8 6 7

Instruction	Operands	Opcode	Extension
instruction	Operatios	Opcode	x ₃
mov	pr = <i>r</i> ₂ , <i>mask</i> ₁₇	0	3

4.3.6.2 Move to Predicates – Immediate₄₄



Instruction	Operands	Opcode	Extension
Instruction	Operatios	Opcode	x ₃
mov	pr.rot = imm_{44}	0	2

4.3.6.3 Move from Predicates/IP

	40	37	36	35 33	32 2		12 6	5 0
125	()		x ₃	x ₆		r ₁	qp
	4	4	1	3	6	14	7	6

Instruction	Operands	Opcode	Extension		
instruction	Operands	Opcode	x ₃	x ₆	
mov	<i>r</i> ₁ = ip	0	0	30	
mov	$r_1 = pr$	0	0	33	

4.3.7 GR/AR Moves (I-Unit)

The I-Unit GR/AR move instructions are encoded in major opcode 0. (Some ARs are accessed using system/memory management instructions on the M-unit. See "GR/AR Moves (M-Unit)" on page 3:342.) See "Miscellaneous I-Unit Instructions" on page 3:318 for a summary of the I-Unit GR/AR opcode extensions.

4.3.7.1 Move to AR – Register (I-Unit)

		40	37	363	5 333	32 2	726	2019	1312		65		0
12	6	0			x ₃	x ₆	ar ₃	r ₂				qp	
		4		1	3	6	7	7		7		6	
		Instru	uctio	20		On	erands	Opcode		Extens	ion		
		moure	icin			0	crands	Opeoue		x ₃	x ₆		
	mov.i					$ar_3 = r_2$		0		0	2A		

4.3.7.2 Move to AR – Immediate₈ (I-Unit)

	40	37	36	35 33	32 27		19 1	312 6	5 0
127		0	s	x ₃	x ₆	ar ₃	imm _{7b}		qp
		4	1	3	6	7	7	7	6

Instruction	Operands	Opcode	Extension			
instruction	Operands	Opcode	x 3	x ₆		
mov.i	ar ₃ = imm ₈	0	0	0A		

4.3.7.3 Move from AR (I-Unit)

	40	37 <u>3</u> 6	35 33	32 27	26 20) <mark>19 13</mark>	<u>3</u> 12 6	5 0
128	0		x ₃	x ₆	ar ₃		r ₁	qp
	4	1	3	6	7	7	7	6

Instruction	Operands	Opcode	Extension			
instruction	Operatios	Opcode	x 3	x ₆		
mov.i	$r_1 = ar_3$	0	0	32		

4.3.8 Sign/Zero Extend/Compute Zero Index

	40	37	36	35 33	32	27 26	3	2019	13	12	6 5	0	
129	(0		x ₃	x ₆		r ₃			r ₁		qp	
		4	1	3	6		7		7	7		6	

Instruction	Operands	Opcode	Exten	sion
instruction	Operands	Opcode	x ₃	x ₆
zxt1				10
zxt2				11
zxt4				12
sxt1				14
sxt2		0	0	15
sxt4	$r_1 = r_3$	0	0	16
czx1.l				18
czx2.l				19
czx1.r				1C
czx2.r				1D

4.3.9 Test Feature

	40 3736	35343332	2726	2	01918	14 13	12 11	6	5	0
130	5 t _b	x ₂ t _a p ₂		0	x imr	m _{5b} y	С	p ₁	q)
	4 1	2 1 6		7	1 :	5 1	1	6	6	
	nstruction	Onerende	Oncode			Exter	ision			
11	Istruction	Operands	Opcode	x ₂	ta	t _b	У	x	С	
tf.z						0			0	
tf.z.un	nc				0	0			1	
tf.z.an	nd				0	1			0	
tf.nz.a	and	n n <i>– imm</i>	5	0		I	1	1	1	
tf.z.or		$-p_1, p_2 = imm_5$	5	0		0	1	1	0	
tf.nz.o	or				1	0			1	
tf.z.or.	andcm			1			0			
tf.nz.o	or.andcm					1			1	

4.4 M-Unit Instruction Encodings

4.4.1 Loads and Stores

All load and store instructions are encoded within major opcodes 4, 5, 6, and 7 using a 6-bit opcode extension field in bits 35:30 (x_6). Instructions in major opcode 4 (integer load/store, semaphores, and get FR) use two 1-bit opcode extension fields in bit 36 (m) and bit 27 (x) as shown in Table 4-28. Instructions in major opcode 6 (floating-point load/store, load pair, and set FR) use two 1-bit opcode extension fields in bit 36 (m) and bit 27 (x) as shown in Table 4-29.

Table 4-28. Integer Load/Store/Semaphore/Get FR 1-bit Opcode Extensions

Opcode Bits 40:37	m Bit 36	x Bit 27	
	0	0	Load/Store (Table 4-30)
4	0	1	Semaphore/get FR (Table 4-33)
4	1	0	Load +Reg (Table 4-31)
	1	1	

Table 4-29.Floating-point Load/Store/Load Pair/Set FR 1-bit Opcode
Extensions

Opcode Bits 40:37	m Bit 36	x Bit 27	
	0	0	FP Load/Store (Table 4-34)
6	0	1	FP Load Pair/set FR (Table 4-37)
0	1	0	FP Load +Reg (Table 4-35)
	1	1	FP Load Pair +Imm (Table 4-38)

The integer load/store opcode extensions are summarized in Table 4-30 on page 3:324, Table 4-31 on page 3:324, and Table 4-32 on page 3:325, and the semaphore and get FR opcode extensions in Table 4-33 on page 3:325. The floating-point load/store

opcode extensions are summarized in Table 4-34 on page 3:326, Table 4-35 on page 3:326, and Table 4-36 on page 3:327, the floating-point load pair and set FR opcode extensions in Table 4-37 on page 3:327 and Table 4-38 on page 3:328.

Opcode	m	x			x ₆																				
Bits	Bit	Bit	Bits		Bits	s 31:30																			
40:37	36	27	35:32	0	1	2	3																		
			0	ld1 M2	ld2 M2	ld4 M2	ld8 M2																		
			1	ld1.s M2	ld2.s M2	ld4.s M2	ld8.s M2																		
		0 0					2	ld1.a M2	ld2.a M2	ld4.a M2	ld8.a M2														
			3	ld1.sa M2	ld2.sa M2	ld4.sa M2	ld8.sa M2																		
			0 0	0	0	0	0 0	0 0	0 0												4	ld1.bias M2	ld2.bias M2	ld4.bias M2	ld8.bias M2
											5	ld1.acq M2	ld2.acq M2	ld4.acq M2	ld8.acq M2										
										6				Id8.fill M2											
4	0									0 0	0 0	0	0	7											
-	0											8	ld1.c.clr M2	ld2.c.clr M2	ld4.c.clr M2	ld8.c.clr M2									
																			9	ld1.c.nc M2	ld2.c.nc M2	ld4.c.nc M2	ld8.c.nc M2		
										А	ld1.c.clr.acq M2	ld2.c.clr.acq M2	Id4.c.clr.acq M2	ld8.c.clr.acq M2											
							В																		
					С	st1 M6	st2 M6	st4 M6	st8 M6																
			D	st1.rel M6	st2.rel M6	st4.rel M6	st8.rel M6																		
			E				st8.spill M6																		
			F																						

Table 4-30.Integer Load/Store Opcode Extensions

Opcode	m	x			x ₆										
Bits	Bit	Bit	Bits		Bits	s 31:30									
40:37	36	27	35:32	0	1	2	3								
			0	ld1 M2	ld2 M2	ld4 M2	ld8 M2								
			1	ld1.s M2	ld2.s M2	ld4.s M2	ld8.s M2								
			2	ld1.a M2	ld2.a M2	ld4.a M2	ld8.a M2								
			3	ld1.sa M2	ld2.sa M2	ld4.sa M2	ld8.sa M2								
		0									4	ld1.bias M2	ld2.bias M2	ld4.bias M2	ld8.bias M2
			5	ld1.acq M2	ld2.acq M2	ld4.acq M2	ld8.acq M2								
			6				ld8.fill M2								
4	1		0	0	0	0	0	1 0	0	7					
-									8	ld1.c.clr M2	ld2.c.clr M2	ld4.c.clr M2	ld8.c.clr M2		
											9	ld1.c.nc M2	ld2.c.nc M2	ld4.c.nc M2	ld8.c.nc M2
									А	ld1.c.clr.acq M2	ld2.c.clr.acq M2	ld4.c.clr.acq M2	ld8.c.clr.acq M2		
			В												
			С												
			D												
			E												
			F												

Opcode			x ₆					
Bits	Bits	Bits 31:30						
40:37	35:32	0	1	2	3			
	0	ld1 M3	ld2 M3	ld4 M3	Id8 M3			
	1	ld1.s M3	ld2.s M3	ld4.s M3	ld8.s M3			
	2	ld1.a M3	ld2.a M3	ld4.a M3	ld8.a M3			
	3	ld1.sa M3	ld2.sa M3	ld4.sa M3	ld8.sa M3			
	4	ld1.bias M3	ld2.bias M3	ld4.bias M3	ld8.bias M3			
	5	ld1.acq M3	ld2.acq M3	ld4.acq M3	ld8.acq M3			
	6				ld8.fill M3			
5	7							
5	8	ld1.c.clr M3	ld2.c.clr M3	ld4.c.clr M3	ld8.c.clr M3			
	9	ld1.c.nc M3	ld2.c.nc M3	ld4.c.nc M3	ld8.c.nc M3			
	А	ld1.c.clr.acq M3	ld2.c.clr.acq M3	Id4.c.clr.acq M3	ld8.c.clr.acq M3			
	В							
	С	st1 M5	st2 M5	st4 M5	st8 M5			
	D	st1.rel M5	st2.rel M5	st4.rel M5	st8.rel M5			
	E				st8.spill M5			
	F							

Table 4-32. Integer Load/Store +Imm Opcode Extensions

Table 4-33. Semaphore/Get FR/16-Byte Opcode Extensions

Opcode	m	x			x ₆																						
Bits	Bit	Bit	Bits		Bits	31:30																					
40:37	36	27	35:32	0	1	2	3																				
				0	cmpxchg1.acq M16	cmpxchg2.acq M16	cmpxchg4.acq M16	cmpxchg8.acq M16																			
			1	cmpxchg1.rel M16	cmpxchg2.rel M16	cmpxchg4.rel M16	cmpxchg8.rel M16																				
			2	xchg1 M16	xchg2 M16	xchg4 M16	xchg8 M16																				
			3																								
		1				4			fetchadd4.acq M17	fetchadd8.acq M17																	
			5			fetchadd4.rel M17	fetchadd8.rel M17																				
			6																								
4	0		1	0 1	1	7	getf.sig M19	getf.exp M19	getf.s M19	getf.d M19																	
-	Ū										8	cmp8xchg16.acq M16															
																									9	cmp8xchg16.rel M16	
									А	ld16 M2																	
					В	ld16.acq M2																					
			С	st16 M6																							
						D	st16.rel M6																				
			Е																								
			F																								

Opcode	m	x			x ₆																					
Bits	Bit	Bit	Bits		Bits	31:30																				
40:37	36	27	35:32	0	1	2	3																			
			0	ldfe M9	ldf8 M9	ldfs M9	ldfd M9																			
			1	ldfe.s M9	ldf8.s M9	ldfs.s M9	ldfd.s M9																			
			2	ldfe.a M9	ldf8.a M9	ldfs.a M9	ldfd.a M9																			
			3	ldfe.sa M9	ldf8.sa M9	ldfs.sa M9	ldfd.sa M9																			
			4																							
		0																				5				
			6				ldf.fill M9																			
6	0		0	0	0	0	0	0	0	0	0	0	0	0	7											
0	0		8	ldfe.c.clr M9	ldf8.c.clr M9	ldfs.c.clr M9	ldfd.c.clr M9																			
			9	ldfe.c.nc M9	ldf8.c.nc M9	ldfs.c.nc M9	ldfd.c.nc M9																			
											А															
			В	lfetch M18	lfetch.excl M18	lfetch.fault M18	lfetch.fault.excl M18																			
			С	stfe M13	stf8 M13	stfs M13	stfd M13																			
			D																							
			E				stf.spill M13																			
			F																							

Table 4-34. Floating-point Load/Store/Lfetch Opcode Extensions

Table 4-35. Floating-point Load/Lfetch +Reg Opcode Extensions

Opcode	m	x			x ₆		
Bits	Bit	Bit	Bits		Bits	s 31:30	
40:37	36	27	35:32	0	1	2	3
			0	ldfe M7	ldf8 M7	Idfs M7	ldfd M7
			1	ldfe.s M7	ldf8.s M7	ldfs.s M7	ldfd.s M7
			2	ldfe.a M7	ldf8.a M7	ldfs.a M7	ldfd.a M7
			3	ldfe.sa M7	ldf8.sa M7	ldfs.sa M7	ldfd.sa M7
			4				
		0	5				
			6				ldf.fill M7
6	1 (7				
0	1		8	ldfe.c.clr M7	ldf8.c.clr M7	ldfs.c.clr M7	ldfd.c.clr M7
			9	ldfe.c.nc M7	ldf8.c.nc M7	ldfs.c.nc M7	ldfd.c.nc M7
			А				
			В	lfetch M20	Ifetch.excl M20	Ifetch.fault M20	lfetch.fault.excl M20
			С				
			D				
			Е				
			F				

Opcode		x ₆							
Bits	Bits	Bits 31:30							
40:37	35:32	0	1	2	3				
	0	ldfe M8	ldf8 M8	ldfs M8	ldfd M8				
	1	ldfe.s M8	ldf8.s M8	ldfs.s M8	ldfd.s M8				
	2	ldfe.a M8	ldf8.a M8	ldfs.a M8	ldfd.a M8				
	3	ldfe.sa M8	ldf8.sa M8	ldfs.sa M8	ldfd.sa M8				
	4								
	5								
	6				ldf.fill M8				
7	7								
,	8	ldfe.c.clr M8	ldf8.c.clr M8	ldfs.c.clr M8	ldfd.c.clr M8				
	9	ldfe.c.nc M8	ldf8.c.nc M8	ldfs.c.nc M8	ldfd.c.nc M8				
	А								
	В	lfetch M22	lfetch.excl M22	lfetch.fault M22	lfetch.fault.excl M22				
	С	stfe M10	stf8 M10	stfs M10	stfd M10				
	D								
	Е				stf.spill M10				
	F								

Table 4-36. Floating-point Load/Store/Lfetch +Imm Opcode Extensions

Table 4-37. Floating-point Load Pair/Set FR Opcode Extensions

Opcode	m	x			x ₆		
Bits	Bit	-	Bits		Bits 3	31:30	
40:37	36	27	35:32	0	1	2	3
			0		ldfp8 M11	ldfps M11	ldfpd M11
			1		ldfp8.s M11	ldfps.s M11	ldfpd.s M11
			2		ldfp8.a M11	ldfps.a M11	ldfpd.a M11
			3		ldfp8.sa M11	ldfps.sa M11	ldfpd.sa M11
			4				
		1	5				
			6				
6	0		7	setf.sig M18	setf.exp M18	setf.s M18	setf.d M18
0	0		8		ldfp8.c.clr M11	ldfps.c.clr M11	ldfpd.c.clr M11
			9		ldfp8.c.nc M11	ldfps.c.nc M11	ldfpd.c.nc M11
			А				
			В				
			С				
			D				
			E				
			F				

Opcode	m	x			x ₆		
Bits	Bit	Bit	Bits		Bits	31:30	
40:37	36	27	35:32	0	1	2	3
			0		ldfp8 M12	Idfps M12	Idfpd M12
			1		ldfp8.s M12	ldfps.s M12	ldfpd.s M12
			2		ldfp8.a M12	ldfps.a M12	ldfpd.a M12
			3		ldfp8.sa M12	ldfps.sa M12	ldfpd.sa M12
			4				
		1	5				
			6				
6	1		7				
0			8		ldfp8.c.clr M12	ldfps.c.clr M12	ldfpd.c.clr M12
			9		ldfp8.c.nc M12	ldfps.c.nc M12	ldfpd.c.nc M12
			А				
			В				
			С				
			D				
			E				
			F				

 Table 4-38.
 Floating-point Load Pair +Imm Opcode Extensions

The load and store instructions all have a 2-bit cache locality opcode hint extension field in bits 29:28 (hint). Table 4-39 and Table 4-40 summarize these assignments.

Table 4-39. Load Hint Completer

hint Bits 29:28	ldhint
0	none
1	.nt1
2	
3	.nta

Table 4-40. Store Hint Completer

hint Bits 29:28	sthint
0	none
1	
2	
3	.nta

4.4.1.1 Integer Load

_	40 3736		302928272		2019		1312						
2	4 m		hint x 2 1	r ₃ 7		7		7					
	4 1	0	2 1	I		,		1					
	Instruction		Operands	Opcode			Extensio	on					
	mstruction		operations	Opcode	m	x	x ₆		hint				
ld1. <i>la</i>	lhint						00						
ld2./a	lhint						01						
ld4./a	lhint						02						
d8./a	lhint						03						
d1.s.	.ldhint						04		-				
id2.s.	.ldhint						05						
ld4.s.	.ldhint						06						
	.ldhint						07						
d1.a	.ldhint						08						
	.ldhint						09						
	.ldhint						0A						
d8.a	.ldhint						0B						
d1.sa	a.ldhint						0C		1				
	a.ldhint						0D						
d4.sa	a.ldhint						0E						
d8.sa <i>.ldhint</i> d1.bias <i>.ldhint</i>							0F		_				
							10	-					
	ias. <i>Idhint</i>		$r_1 = [r_3]$				11	See Table 4-39					
	ias. <i>Idhint</i>	r ₁ =		4	0	0	12						
	ias. <i>Idhint</i>				4			13		age 3:32			
	cq. <i>ldhint</i>						14						
	cq. <i>ldhint</i>						15						
	cq. <i>ldhint</i>						16						
	cq. <i>ldhint</i>						17	_					
	II.Idhint						1B	_					
	.clr. <i>ldhint</i>						20						
	.clr. <i>ldhint</i>						21						
	.clr. <i>ldhint</i>						22						
	.clr.ldhint						23	-					
	.nc. <i>ldhint</i> .nc. <i>ldhint</i>						24						
	.nc. <i>ldhint</i>						25 26						
							20						
	.clr.acq. <i>ldhint</i>						27	-					
	.clr.acq. <i>ldhint</i>						20						
	.clr.acq. <i>ldhint</i>						29 2A						
	.clr.acq. <i>ldhint</i>						2A 2B						
	Idhint			-			28						
u i U./	iui iii ii	1	ar.csd = [<i>r</i> ₃]	1	0	1	20	1					

4.4.1.2 Integer Load – Increment by Register

		37 36 35		3029282726		2019		1312		5		
2	4	m	x ₆	hint x	r ₃		r ₂		r ₁	q		
	4	1	6	2 1	7		7		7	6		
								Extensio	n			
	Instruct	ion	0	perands	Opcode	m	x	x ₆		int		
ld1. <i>ld</i>	hint							00				
ld2. <i>ld</i>	hint							01				
ld4. <i>ld</i>	hint							02				
ld8. <i>ld</i>	hint							03				
ld1.s.	ldhint							04	-			
ld2.s.	ldhint							05				
ld4.s.	ldhint							06				
ld8.s.	ldhint							07				
	ldhint		-					08	-			
ld2.a.	ldhint							09				
ld4.a.	ldhint							0A				
ld8.a.	ldhint							0B				
ld1.sa	a.ldhint							0C	-			
ld2.sa	a.ldhint							0D				
ld4.sa	a.ldhint							0E				
ld8.sa	a. <i>Idhint</i>							0F				
ld1.bi	as. <i>Idhint</i>							10	-			
ld2.bi	as. <i>ldhint</i>							11	0 T.			
ld4.bi	as. <i>ldhint</i>		$r_1 = [$	r ₃], r ₂	4	1	0	12		ble 4-39 e 3:328		
ld8.bi	as. <i>ldhint</i>							13	0.1 pag	0 0.020		
ld1.ac	cq. <i>ldhint</i>							14				
	cq. <i>ldhint</i>							15				
ld4.ac	cq. <i>ldhint</i>							16				
	cq.ldhint							17	_			
ld8.fill	l.ldhint							1B	_			
	clr. <i>ldhint</i>							20				
	clr. <i>ldhint</i>							21				
	clr. <i>ldhint</i>							22				
	clr. <i>ldhint</i>							23	4			
	nc. <i>ldhint</i>							24				
	d2.c.nc.ldhint d4.c.nc.ldhint d8.c.nc.ldhint						25					
							26					
							27	-				
	ld1.c.clr.acq. <i>ldhint</i> ld2.c.clr.acq. <i>ldhint</i>						28					
								29				
	clr.acq. <i>ldh</i>							2A				
ld8.c.	clr.acq. <i>ldh</i>	nint]			2B				

	40	37 36 35		30 29 28 27 26		2019	1312		65	
3	5	s	x ₆	hint i	r ₃	imm _{7b}		r ₁	qp	
	4	1	6	2 1	7	7	<u> </u>	7	6	
				-				Extensior	ı	
	Instru	iction		Operar	nds	Opcode	x ₆	h	int	
ld1. <i>ldh</i>	nint						00			
ld2.ldh							01			
ld4. <i>ldh</i>	nint						02			
ld8. <i>ldh</i>	nint						03			
ld1.s./	dhint			-			04			
ld2.s./d	dhint						05			
ld4.s./d	d4.s. <i>ldhint</i> d8.s. <i>ldhint</i>						06			
ld8.s./d							07			
ld1.a.l	d1.a.ldhint d2.a.ldhint d4.a.ldhint d8.a.ldhint			-			08	1		
ld2.a.l							09			
ld4.a./							0A			
ld8.a.l							0B			
ld1.sa.	.Idhint			-			0C	1		
ld2.sa.	d2.sa. <i>ldhint</i>						0D			
ld4.sa.	.Idhint						0E			
ld8.sa.	.Idhint						0F			
ld1.bia	as.ldhint			1			10	1		
ld2.bia	as. <i>Idhint</i>						11			
ld4.bia	as. <i>Idhint</i>			$r_1 = [r_3], imm_9$		5	12		e 4-39 on 3:328	
ld8.bia	as. <i>Idhint</i>						13	page	0.020	
ld1.ac	q. <i>ldhint</i>			1			14	1		
ld2.ac	q. <i>ldhint</i>						15			
ld4.ac	q. <i>ldhint</i>						16			
ld8.ac	q. <i>ldhint</i>						17			
ld8.fill.	ldhint			1			1B	1		
ld1.c.c	lr. <i>Idhint</i>						20			
ld2.c.c	lr. <i>Idhint</i>						21			
ld4.c.c	lr. <i>Idhint</i>						22			
ld8.c.c	lr. <i>Idhint</i>						23			
ld1.c.n	nc.ldhint						24			
ld2.c.n	d2.c.nc. <i>ldhint</i> d4.c.nc. <i>ldhint</i> d8.c.nc. <i>ldhint</i> d1.c.clr.acq. <i>ldhint</i> d2.c.clr.acq. <i>ldhint</i>						25			
ld4.c.n							26			
ld8.c.n							27			
ld1.c.c				1			28			
ld2.c.c							29			
ld4.c.c	lr.acq. <i>ldl</i>	hint					2A			
ld8.c.c	lr.acq. <i>ldl</i>	hint					2B			

4.4.1.3 Integer Load – Increment by Immediate

4.4.1.4 Integer Store

	40		37 36 35		30 29 28	2726		2019		1312	6	5	(
6		4	m	x ₆	<mark>hint</mark>	х	r ₃		r ₂			(qp
		4	1	6	2	1	7		7	P	7		6
				-						Extensio	n		
	Instru	ictio	n	Opera	nds	Ор	code	m	x	x ₆	hir	nt	-
st1.s	sthint									30			
st2.s	sthint									31			
st4.s	sthint									32			
st8.s	sthint									33			
st1.r	rel.sthi	nt		$[r_3] = r_2$				0	0	34			
st2.r	rel. <i>sthi</i>	nt					4			35	See Tab		
st4.r	rel. <i>sthi</i>	nt								36	on page	3.320	
st8.r	rel.sthi	nt								37			
st8.s	spill. <i>stl</i>	nint								3B	1		
st16	S.sthint			1 . 1		1		0	4	30	1		
st16	6.rel. <i>stl</i>	nint		$[r_3] = r_2, a$	ar.csd			0	1	34			

4.4.1.5 Integer Store – Increment by Immediate

Μ	5	

-												
	40		37 36	35	30	2928	272	26 20	19	13	12 6	5
		5	s	>	⁽ 6	hint	i	r ₃	r ₂		imm _{7a}	qp
		4	1		6	2	1	7	7		7	6

Instruction	Operando	Oncodo		Extension
Instruction	Operands	Opcode	x ₆	hint
st1.sthint			30	
st2.sthint			31	
st4.sthint			32	
st8. <i>sthint</i>			33	
st1.rel.sthint	$[r_3] = r_2, imm_9$	5	34	See Table 4-40 on page 3:328
st2.rel.sthint			35	page 0.020
st4.rel.sthint			36	
st8.rel.sthint			37	
st8.spill.sthint			3B	

0

4.4.1.6 Floating-point Load

_	40	37 36 35		3029282		2019		1312	6 5	
9	6	1	× ₆ 6	hint × 2 1			7		f ₁	qp 6
	-		0	2 1	1		1		I	0
	nstructi	on	000	rands	Opcode			Extensio	n	
	instruction	UII	Oper	lanus	Opcode	m	x	x ₆	hint	
ldfs. <i>ld</i>	hint							02		
ldfd. <i>ld</i>	lhint							03		
ldf8. <i>ld</i>	lhint							01		
ldfe./d	lhint							00		
ldfs.s.	ldhint							06		
ldfd.s.	ldhint							07		
	df8.s. <i>ldhint</i> dfe.s. <i>ldhint</i> dfs.a. <i>ldhint</i>							05	-	
ldfe.s.								04		
ldfs.a.								0A		
ldfd.a.	Idhint							0B	 See Table 4-39 on page 3:328 	
ldf8.a.	Idhint							09		
ldfe.a.	ldhint							08		
ldfs.sa	a. <i>ldhint</i>		$f_1 = [r_3]$		6	0	0	0E		
ldfd.sa	a. <i>ldhint</i>							0F	1.0.1	
ldf8.sa	a. <i>ldhint</i>							0D		
ldfe.sa	a. <i>ldhint</i>							0C		
ldf.fill.								1B		
	clr. <i>ldhint</i>							22		
ldfd.c.	clr. <i>ldhint</i>							23		
ldf8.c.	clr. <i>ldhint</i>							21		
ldfe.c.	dfe.c.clr. <i>ldhint</i> dfs.c.nc. <i>ldhint</i> dfd.c.nc. <i>ldhint</i>							20		
ldfs.c.								26		
ldfd.c.								27		
ldf8.c.	nc. <i>ldhint</i>							25		
ldfe.c.	nc. <i>ldhint</i>							24		

	40 3	37 36 3	5	302928	2726	2	019		1312	6	5	
7	6	m	x ₆	<mark>hint</mark>		r ₃		r ₂		f ₁	qp	
	4	1	6	2	1	7		7		7	6	
			0		0				Extensio	n		
Ir	nstruction		Opera	nas	Opcode	m		x	x ₆	hir	nt	
ldfs./a	dhint								02			
ldfd./c	dhint								03			
ldf8./c	dhint								01			
ldfe./c	dhint								00			
ldfs.s	.ldhint								06			
ldfd.s	.Idhint								07			
ldf8.s	.ldhint								05			
ldfe.s	dfe.s. <i>ldhint</i> dfs.a. <i>ldhint</i> dfd.a. <i>ldhint</i>		_						04			
ldfs.a									0A			
ldfd.a									0B			
ldf8.a	.ldhint								09			
ldfe.a	.ldhint									08	Coo Toblo	1 20
ldfs.sa	a.ldhint		$f_1 = [r_3], r_2$	2	6	1		0	0E	See Table page 3		
ldfd.s	a.ldhint								0F	P5		
ldf8.s	a.ldhint								0D			
ldfe.s	a.ldhint								0C			
ldf.fill.	.Idhint								1B			
ldfs.c	.clr. <i>ldhint</i>								22			
ldfd.c	.clr. <i>ldhint</i>								23			
ldf8.c	.clr. <i>ldhint</i>								21			
ldfe.c	.clr. <i>ldhint</i>								20			
ldfs.c	.nc. <i>ldhint</i>								26			
ldfd.c	.nc. <i>ldhint</i>								27			
ldf8.c	.nc. <i>ldhint</i>								25			
ldfe.c	.nc. <i>ldhint</i>								24			

4.4.1.7 Floating-point Load – Increment by Register

	40	37	3635		30 29 28	2726		2019		13 12		65		
3	7		s	x ₆	hint	i	r ₃		imm _{7t}	,	f ₁		qp	
	4		1	6	2	1	7		7		7		6	
	Instance	41.0			0			0			Extensi	ion		
	Instruc	τιο	n		Ope	erands		Орс	ode	x ₆		hint		
ldfs.ldh	nint									02				
ldfd. <i>ldh</i>	nint									03				
ldf8.ldh	nint									01				
ldfe.ldh	nint									00				
ldfs.s./	dhint								T	06	1			
ldfd.s./	dhint									07				
ldf8.s./	dhint									05				
ldfe.s./	dfe.s. <i>ldhint</i> dfs.a. <i>ldhint</i>									04	_			
ldfs.a.l										0A				
ldfd.a.l	dhint									0B	See Table 4-39 on			
ldf8.a.l	dhint									09				
ldfe.a.l										08				
ldfs.sa.	ldhint			$f_1 = $	[r ₃], imr	n ₉		7		0E		ge 3:328		
ldfd.sa										0F		•		
ldf8.sa										0D				
ldfe.sa										0C	-			
ldf.fill./c										1B				
	lr. <i>Idhint</i>									22				
	lr. <i>ldhint</i>									23				
	df8.c.clr.ldhint									21				
	dfe.c.clr. <i>ldhint</i> dfs.c.nc. <i>ldhint</i> dfd.c.nc. <i>ldhint</i>							Ļ	20	-				
									26					
									27					
	nc. <i>Idhint</i>									25				
ldfe.c.r	nc. <i>Idhint</i>									24				

4.4.1.8 Floating-point Load – Increment by Immediate

4.4.1.9 Floating-point Store

	40	37 36	35	3029282726		2019		1312	6	5	0
M13	6	6 m	x ₆	<mark>hint</mark> x	r ₃		f ₂			qp	
	4	1	6	2 1	7		7		7	6	

Instruction	Operands	Opcode	Extension						
instruction	Operations	Opcode	m	x	x ₆	hint			
stfs.sthint					32				
stfd.sthint		6	0		33				
stf8.sthint	$[r_3] = f_2$			0	31	See Table 4-40 on page 3:328			
stfe.sthint					30	page 5.520			
stf.spill.sthint					3B				

<u>40</u> 37 36 35 30 29 28 27 26 2019 1312 65 hint i 7 f₂ imm_{7a} qp M10 s x₆ r₃ 6 7 6 4 2 1 7 7 Extension Instruction **Operands** Opcode hint x₆ stfs.sthint 32 stfd.sthint 33 See Table 4-40 on stf8.sthint $[r_3]=f_2,\,imm_9$ 7 31

Floating-point Store – Increment by Immediate 4.4.1.10

Floating-point Load Pair 4.4.1.11

stfe.sthint

stf.spill.sthint

	40	37 36	35	30292	8272	26 20	19	13		5	0
M11	6	6 m	ı x ₆	<mark>hin</mark>	t x	r ₃	f ₂		f ₁	qp	
	4	1 1	6	2	1	7	7		7	6	

la struction	Oracinendo	Orreada		I	Extension	1
Instruction	Operands	Opcode	m	x	x ₆	hint
ldfps.ldhint					02	
ldfpd. <i>ldhint</i>					03	
ldfp8. <i>ldhint</i>					01	
ldfps.s.ldhint					06	
ldfpd.s. <i>ldhint</i>					07	
ldfp8.s. <i>ldhint</i>					05	
ldfps.a.ldhint					0A	
ldfpd.a.Idhint					0B	
ldfp8.a.Idhint	f = f = [r]	6	0	1	09	See Table 4-39
ldfps.sa.ldhint	$f_1, f_2 = [r_3]$	0	0	I	0E	on page 3:328
ldfpd.sa. <i>ldhint</i>					0F	
ldfp8.sa. <i>ldhint</i>					0D	
ldfps.c.clr.ldhint					22	
ldfpd.c.clr.ldhint					23	
ldfp8.c.clr.ldhint					21	
ldfps.c.nc.ldhint					26	
ldfpd.c.nc.ldhint					27	
ldfp8.c.nc. <i>ldhint</i>					25	

0

page 3:328

30

3B

		37 36 35		3029282726		20 19		312	6	5	0
M12	6	m	x ₆	hint x	r ₃		f ₂	f	-	dt)
	4	1	6	2 1	7		7	1	7	6	
			0		Orreda		E	xtensior	ı		
	nstructio	n	Ор	erands	Opcode	m	x	x ₆	h	int	
ldfps./c	dhint		$f_1, f_2 = [$	r ₃], 8				02			
ldfpd./d	dhint		$f_1, f_2 = [h_1, h_2]$	r.1 16				03			
ldfp8./d	dhint		1, 12 – L	/3], 10				01			
ldfps.s	.ldhint		$f_1, f_2 = [$	r ₃], 8				06			
ldfpd.s	ldhint		$f_1, f_2 = [1]$	r.1 16				07			
ldfp8.s	Idhint		<i>1</i> , <i>1</i> , <i>1</i>	13], 10				05			
ldfps.a	.ldhint		$f_1, f_2 = [$	r ₃], 8				0A			
ldfpd.a	.Idhint		$f_1, f_2 = [1]$	r.] 16				0B			
ldfp8.a	.ldhint		<i>י</i> ₁ , <i>י</i> ₂ – ני	13], 10	6	1	1	09	See Ta	ble 4-39	
ldfps.s	a. <i>ldhint</i>		$f_1, f_2 = [h_1, h_2]$	r ₃], 8	0			0E	on pag	e 3:328	
ldfpd.s	a. <i>ldhint</i>		$f_1, f_2 = [h_1, h_2]$	r.] 16				0F			
ldfp8.s	a. <i>ldhint</i>		<i>י</i> ₁ , <i>י</i> ₂ – ני	13], 10				0D			
ldfps.c	.clr. <i>ldhint</i>		$f_1, f_2 = [h_1, h_2]$	r ₃], 8				22			
ldfpd.c	.clr.ldhint		$f_1, f_2 = [h_1, h_2]$	r.] 16				23			
ldfp8.c	.clr. <i>ldhint</i>		<i>י</i> ₁ , <i>י</i> ₂ – ני	13], 10				21			
ldfps.c	.nc. <i>ldhint</i>		$f_1, f_2 = [h_1, h_2]$	r ₃], 8				26			
ldfpd.c	.nc. <i>ldhint</i>		$f_1, f_2 = [h_1, h_2]$	r_1 16				27			
ldfp8.c	.nc. <i>ldhint</i>		<i>י</i> 1, י2 – [31, 10				25			

4.4.1.12 Floating-point Load Pair – Increment by Immediate

4.4.2 Line Prefetch

The line prefetch instructions are encoded in major opcodes 6 and 7 along with the floating-point load/store instructions. See "Loads and Stores" on page 3:323 for a summary of the opcode extensions.

The line prefetch instructions all have a 2-bit cache locality opcode hint extension field in bits 29:28 (hint) as shown in Table 4-44.

hint Bits 29:28	lfhint
0	none
1	.nt1
2	.nt2
3	.nta

4.4.2.1 Line Prefetch

		40		3736	35	30	2928	3272	6	2019)			6	5		0
Μ	13		6	m	x _e	6	hint	х	r ₃							qp	
			4	1	6		2	1	7				14			6	
	Instruction							da	Oncode		Extension						
		ins	truc	uon		Op	eran	us	Opcode	m		x	x ₆	hin	t		
	lfetch.e	excl.	lfhini	t									2D	Coo Toble	4 44		
	lfetch.fa	ault.	lfhin	t		$[r_{3}]$			6	0		0	2E	See Table page 3		1	
	lfetch.fa	ault.	excl	.lfhin	t								2F	Pugo o			

4.4.2.2 Line Prefetch – Increment by Register

	40	37	363	35 30	2928	82726	6 20	19	1312	6	5	0
M14	6	6	m	x ₆	hint	х	r ₃	r ₂			qp	
	4	4	1	6	2	1	7	7		7	6	

Instruction	Operands	Opcode	Extension							
Instruction	Operatios	Opcode	m	X	x ₆	hint				
lfetch.Ifhint					2C					
lfetch.excl.lfhint	[m] m	6	1	0	2D	See Table 4-41 on				
lfetch.fault.lfhint	[r ₃], r ₂	0	1	0	2E	page 3:337				
lfetch.fault.excl.lfhint					2F					

4.4.2.3 Line Prefetch – Increment by Immediate

	40	37	36	35	302	928	2726		2	019		1312	6	5		0
M15		7	s	x ₆	ł	nint	i	I	3		imm _{7b}				qp	
		4	1	6		2	1		7		7		7		6	

Instruction	Operands	Opcode	Extension			
instruction	Operatios	Opcode	x ₆	hint		
lfetch.lfhint			2C			
lfetch.excl.lfhint	for D. Sources	7	2D	See Table 4-41 on		
lfetch.fault.Ifhint	[r ₃], imm ₉	1	2E	page 3:337		
lfetch.fault.excl.lfhint			2F			

4.4.3 Semaphores

The semaphore instructions are encoded in major opcode 4 along with the integer load/store instructions. See "Loads and Stores" on page 3:323 for a summary of the opcode extensions. These instructions have the same cache locality opcode hint extension field in bits 29:28 (hint) as load instructions. See Table 4-39, "Load Hint Completer" on page 3:328.

	40	37 36 35		3029282726		2019		1312		65	0
M16	4	m	x ₆	hint x	r ₃		r ₂		r ₁		qp
	4	1	6	2 1	7		7		7		6
	1			0		0		E	Extensio	on	
	Instruct	lion		Operands		Opcode	m	x	x ₆	hint	
cmpxc	chg1.acc	.ldhint							00		
cmpxc	chg2.acq	.ldhint							01		
cmpxc	chg4.acq	.ldhint							02		
cmpxc	cmpxchg8.acq. <i>ldhint</i> cmpxchg1.rel. <i>ldhint</i>								03		
cmpxc				r ₃], r ₂ , ar.ccv					04		
cmpxc	chg2.rel.	ldhint							05		
cmpxc	chg4.rel.	ldhint					1	06	See	_	
cmpxc	chg8.rel.	ldhint				4	0	I	07	Table 4-39 o page 3:328	
cmp8	xchg16.a	acq.ldhint		.]		-			20	page clo <u>-</u> c	
cmp8	xchg16.r	el. <i>ldhint</i>	r ₁ = [/	r ₃], r ₂ , ar.csd, ar.	.CCV				24		
xchg1	.ldhint								08		
xchg2	xchq2. <i>ldhint</i>		.]					09			
xchg4		$r_1 = [r_3], r_2$						0A			
xchg8	.ldhint								0B		

4.4.3.1 Exchange/Compare and Exchange

4.4.3.2 Fetch and Add – Immediate

	40	37 36 35		3029282726	2	019	1615	1413	12	6	5	
/17	4	m	x ₆	<mark>hint</mark> x	r ₃		s	i _{2b}		r ₁	qp	
	4	1	6	2 1	7	4	1	2		7	6	
	Inchrysof	lan		nerende	Orecede			E	xtensio	on		
	Instruction		0	perands	Opcode	m	x		x ₆	hi	nt	
fetcha	fetchadd4.acq. <i>ldhint</i> fetchadd8.acq. <i>ldhint</i>						1		12			
fetcha				inc	4	0			13	See Table 4-39		
fetcha	fetchadd4.rel. <i>ldhint</i> fetchadd8.rel. <i>ldhint</i>		$r_1 = [r_3]$	l, 11103	4	0			16	on page	e 3:328	
fetcha									17			

4.4.4 Set/Get FR

The set FR instructions are encoded in major opcode 6 along with the floating-point load/store instructions. The get FR instructions are encoded in major opcode 4 along with the integer load/store instructions. See "Loads and Stores" on page 3:323 for a summary of the opcode extensions.

4.4.4.1 Set FR

		40		37 36 35	:	30 29 28 27 26	2019	13	312	65	0
M	18		6	m	x ₆	x		r ₂	f ₁	q	q
			4	1	6	2 1	7	7	7	(6
		Instruction			0	aranda	Oncodo		Extension]
					U	perands	Opcode	m	x	x ₆	
	setf.sig									1C	
	setf.exp setf.s		$f_1 = r_2$		6	0	1	1D			
					1 - 12		0	0		1E	
	setf.d	ł							1F		

4.4.4.2 Get FR

	40	37	363	35	302	928	27	26 20	19	13	312		6	5	0
M19	4	4	m	x ₆			x			f ₂		r ₁		qp	
	4	4	1	6		2	1	7		7		7		6	

Instruction	Operands	Opcode	Extension				
matruction	Operands	Opcode	m	x	x ₆		
getf.sig					1C		
getf.exp	F	4	0	1	1D		
getf.sig getf.exp getf.s	$r_1 = f_2$	4	0	I	1E		
getf.d					1F		

4.4.5 Speculation and Advanced Load Checks

r₂, target₂₅

The speculation and advanced load check instructions are encoded in major opcodes 0 and 1 along with the system/memory management instructions. See "System/Memory Management" on page 3:345 for a summary of the opcode extensions.

4.4.5.1 Integer Speculation Check (M-Unit)

		40 3	7 36 35	33	32	20 19		13 12 6		5	
M2	20	1	S	х ₃	imm _{13c}		r ₂		imm _{7a}	dt	C
		4	1	3	13		7		7	6	
Γ		Instructi	on		Operands	Onc	ode	Extension			
		mstruct	on		Operands	Opcode		x ₃			

1

4.4.5.2 Floating-point Speculation Check

chk.s.m

	40	37	36	35 33	32 2	019	13	812	65	0
M21		1	s	x ₃	imm _{13c}		f ₂	imm _{7a}		qp
		4	1	3	13		7	7		6

Instruction	Operands	Opcode	Extension
instruction	Operands	Opcode	x ₃
chk.s	f ₂ , target ₂₅	1	3

1

4.4.5.3 Integer Advanced Load Check

		40	3	37 36	35 3	332		1312	6	5	0	
M2	22		0	s	x ₃	imm ₂	imm _{20b}			q	р	
			4	1	3	20			7	e	3	
Γ		luce				Onemanda	Orecede		Extension			
	Instruction					Operands	Opcode		x ₃			
	chk.a.nc					r torget	r_1 , target ₂₅ 0					
	chk.a.clr					1, iaiyei25				5		

4.4.5.4 Floating-point Advanced Load Check

M23	

40	373	3635	33	32 13	12	6	5	0
0			х ₃	imm _{20b}	f ₁		qp	
4		1	3	20	7		6	

Instruction	Operands	Opcode	Extension
instruction	Operands	Opcode	x ₃
chk.a.nc	f torget	0	6
chk.a.clr	f_1 , target ₂₅	0	7

4.4.6 Cache/Synchronization/RSE/ALAT

The cache/synchronization/RSE/ALAT instructions are encoded in major opcode 0 along with the memory management instructions. See "System/Memory Management" on page 3:345 for a summary of the opcode extensions.

4.4.6.1 Sync/Fence/Serialize/ALAT Control

	40	3	736	35 33	3231	30 27	26 6	5	0
M24		0		x ₃	x ₂	x ₄		qp	
		4	1	3	2	4	21	6	

Instruction	Opcode		Extension					
instruction	Opcode	x 3	x ₃ x ₄ x ₂					
invala			0	1				
fwb			0					
mf			2	2				
mf.a	0	0	3					
srlz.d			0					
srlz.i			1	3				
sync.i			3					

4.4.6.2 **RSE Control**

	40 3	37 36 3	35 33	33231	30 27	26			6	5		0
M25	0		x ₃	x ₂	x ₄						0	
	4	1	3	2	4		21				6	
	Instru	ction			000	code		Extension				
	mstru	CIIOI	•		Opt	LOUE	x ₃	x ₄		x ₂		
flushrs	, f					0	0	С		0		
loadrs	f					0	0	А		U		

4.4.6.3 **Integer ALAT Entry Invalidate**

	40	37	36	35 33	3231	30 27	26 13	12 6	5 0
M26		0		x ₃	x ₂	x ₄		r ₁	qp
		4	1	3	2	4	14	7	6

Instruction	Operands	Opcode	Extension				
Instruction	Operatios	Opcode	x ₃	x ₄	x ₂		
invala.e	r ₁	0	0	2	1		

4.4.6.4 **Floating-point ALAT Entry Invalidate**

	40	37	36	35 33	3231	30 27	26 13	12 6	5 0
M27		0		x ₃	x ₂	x ₄		f ₁	qp
		4	1	3	2	4	14	7	6

Instruction	Operands	Opcode		Extension	
instruction	Operations	Opcode	x ₃	x ₄	x ₂
invala.e	f ₁	0	0	3	1

4.4.6.5 **Flush Cache**

	40	37	363	35 33	32	2726	6	2019		6	5	0
M28	1	1	х	x ₃	x ₆		r ₃				qp	
	4	1	1	3	6		7		14		6	

Instruction	Operands	Opcode		Extension	
maruction	Operatios	Opcode	x ₃	x ₆	x
fc	r.	1	0	30	0
fc.i	r ₃	I	0	30	1

GR/AR Moves (M-Unit) 4.4.7

The M-Unit GR/AR move instructions are encoded in major opcode 0 along with the system/memory management instructions. (Some ARs are accessed using system control instructions on the I-unit. See "GR/AR Moves (I-Unit)" on page 3:321.) See "System/Memory Management" on page 3:345 for a summary of the M-Unit GR/AR opcode extensions.

4.4.7.1 Move to AR – Register (M-Unit)

		40		3736	35 33	32	2726	20	19	1312	6	5	0
M	29		1		x ₃	x ₆	ar ₃		r ₂			q	С
			4	1	3	6	7		7		7	6	
		Inc	truc	tion		One	erands		Opcode		Extensior	ı]
		ins	, in u c	lion		Opt	, and s		Opeoue	x ₃		x ₆	
	mov.m					ar ₃ = r ₂			1	0		2A]

4.4.7.2 Move to AR – Immediate₈ (M-Unit)

	40	37	736	35 33	33231	30 27		19 13	312 6	5 0
M30	0	C	s	x ₃	x ₂	x ₄	ar ₃	imm _{7b}		qp
	2	1	1	3	2	4	7	7	7	6

Instruction	Operands	Opcode		x4 x2 8 2	
instruction	Operatios	Opcode	x ₃	x ₄	x ₂
mov.m	ar ₃ = imm ₈	0	0	8	2

4.4.7.3 Move from AR (M-Unit)

M31	

40	37	36	35 33	32 27	26 20	19 13		5 0
1			x ₃	× ₆	ar ₃		r ₁	qp
4		1	3	6	7	7	7	6

Instruction	Operands	Opcode	Extension			
instruction	Operands	Opcode	x 3	x ₆		
mov.m	$r_1 = ar_3$	1	0	22		

4.4.8 **GR/CR Moves**

The GR/CR move instructions are encoded in major opcode 0 along with the system/memory management instructions. See "System/Memory Management" on page 3:345 for a summary of the opcode extensions.

4.4.8.1 Move to CR

		40	37	736	35 33	32 27	26 20		19	131	2	6	5	0
M;	32		1		x ₃	x ₆	cr ₃		r ₂				qp	,
	M32	4		1	3	6	7		7		7		6	
		Instruction				Operands			Opcodo		Extensi	on		
		11151	rucu			Oper	anus	Opcode			x ₃		x ₆	
	mov ^p					$cr_3 = r_2$			1	0 2C		2C		

4.4.8.2 Move from CR

	40	37	36	35 33	32	2726	20	19	131	2 6	5	0
M33	-	1		x ₃	x ₆		cr ₃			r ₁	qp	
	4	4	1	3	6		7	7		7	6	

Instruction	Operands	Opcode	Extension			
instruction	Operands	Opcode	x 3	x ₆		
mov ^p	$r_1 = cr_3$	1	0	24		

4.4.9 Miscellaneous M-Unit Instructions

The miscellaneous M-unit instructions are encoded in major opcode 0 along with the system/memory management instructions. See "System/Memory Management" on page 3:345 for a summary of the opcode extensions.

4.4.9.1 Allocate Register Stack Frame



r-

	40	373	3635	33	3231	30 27	26	2019	13	312	6	5	
	1		>	⁽ 3		sor	sol		sof	r ₁		dt)
	4		1	3	2	4	7		7	7		6	
-										F	vtensi	on	

Instructi	on Operar	nds Opcode	Extension
instructi		ius opcode	x ₃
alloc ^f	<i>r</i> ₁ = ar.pfs, <i>i</i> , <i>l</i> , <i>o</i> , <i>r</i>	1	6

Note: The three immediates in the instruction encoding are formed from the operands as follows:

sof = i + l + o sol = i + lsor = r >> 3

4.4.9.2 Move to PSR



Instruction	Operands	Opcode	Extension		
instruction	Operatios	Opcode	x 3	x ₆	
mov ^p	psr.l = r_2	1	0	2D	
mov	psr.um = r_2	I	0	29	

4.4.9.3 Move from PSR

	40	37	36	35 33	32	2726	13	812	6 5	0
M36		1		x ₃	x ₆			r ₁	dt	o
		4	1	3	6		14	7	6	

Instruction	Operands	Opcode	Extension		
instruction	Operations	Opcode	x ₃	x ₆	
mov ^p	$r_1 = psr$	1	0	25	
mov	$r_1 = psr.um$	1	0	21	

4.4.9.4 Break (M-Unit)

M37

	40 3	7363	35 33	3231	30 2	7262	5 6	5	0
,	0	i	x ₃	x ₂	x ₄		imm _{20a}	qp	
	4	1	3	2	4	1	20	6	

Instruction	Operands	Opcode	Extension				
instruction	Operatios	Opcode	x ₃	x ₄	x ₂		
break.m	imm ₂₁	0	0	0	0		

0

4.4.10 System/Memory Management

All system/memory management instructions are encoded within major opcodes 0 and 1 using a 3-bit opcode extension field (x_3) in bits 35:33. Some instructions also have a 4-bit opcode extension field (x_4) in bits 30:27, or a 6-bit opcode extension field (x_6) in bits 32:27. Most of the instructions having a 4-bit opcode extension field also have a 2-bit extension field (x_2) in bits 32:31. Table 4-42 shows the 3-bit assignments for opcode 0, Table 4-43 summarizes the 4-bit+2-bit assignments for opcode 0, Table 4-44 shows the 3-bit assignments for opcode 1, and Table 4-45 summarizes the 6-bit assignments for opcode 1.

Table 4-42.Opcode 0 System/Memory Management 3-bit Opcode
Extensions

Opcode Bits 40:37	x ₃ Bits 35:33	
	0	System/Memory Management 4-bit+2-bit Ext (Table 4-43)
	1	
	2	
0	3	
	4	chk.a.nc – int M22
	5	chk.a.clr – int M22
	6	chk.a.nc – fp M23
	7	chk.a.clr – fp M23

Table 4-43. Opcode 0 System/Memory Management 4-bit+2-bit Opcode Extensions Extensions

Opcode Bits	x ₃ Bits	x ₄ Bits		Bit	x ₂ ts 32:31							
40:37	35:33	30:27	0	1	2	3						
		0	break.m M37	invala M24	fwb M24	srlz.d M24						
		1	1-bit Ext (Table 4-46)			srlz.i M24						
		2		invala.e – int M26	mf M24							
		3		invala.e – fp M27	mf.a M24	sync.i M24						
		4		SU	im M44							
		5	rum M44									
		6	ssm M44									
0	0	7		rsm M44								
		8			mov.m to ar – imm ₈ M30							
		9										
		А	loadrs M25									
		В										
		С	flushrs M25									
		D										
		E										
		F										

Opcode Bits 40:37	x ₃ Bits 35:33	
	0	System/Memory Management 6-bit Ext (Table 4-45)
	1	chk.s.m – int M20
	2	
1	3	chk.s – fp M21
1	4	
	5	
	6	alloc M34
	7	

Table 4-44.Opcode 1 System/Memory Management 3-bit Opcode
Extensions

Table 4-45.Opcode 1 System/Memory Management 6-bit Opcode
Extensions

Opcode	X ₃			x ₆					
Bits	Bits	Bits		Bits 32	2:31				
40:37	35:33	30:27	0	1	2	3			
		0	mov to rr M42	mov from rr M43		fc M28			
		1	mov to dbr M42	mov from dbr M43	mov from psr.um M36	probe.rw.fault – imm ₂ M40			
		2	mov to ibr M42	mov from ibr M43	mov.m from ar M31	probe.r.fault – imm ₂ M40			
		3	mov to pkr M42	mov from pkr M43		probe.w.fault – imm ₂ M40			
		4	mov to pmc M42	mov from pmc M43	mov from cr M33	ptc.e M47			
		5	mov to pmd M42	mov from pmd M43	mov from psr M36				
1	0	6							
		7		mov from cpuid M43					
					8		probe.r – imm ₂ M39		probe.r M38
							9	ptc.I M45	probe.w – imm ₂ M39
		А	ptc.g M45	thash M46	mov.m to ar M29				
		В	ptc.ga M45	ttag M46					
		С	ptr.d M45		mov to cr M32				
		D	ptr.i M45		mov to psr.I M35				
		E	itr.d M42	tpa M46	itc.d M41				
		F	itr.i M42	tak M46	itc.i M41				

4.4.10.1 Probe – Register

	40	37	36	35 33	32 27	26 20	19 13	12 6	5 0
M38		1		x ₃	x ₆	r ₃	r ₂	r ₁	qp
		4	1	3	6	7	7	7	6

Instruction	Operands	Opcode	Extension		
instruction	Operands	Opcode	x 3	x ₆	
probe.r probe.w	$r_1 = r_3, r_2$	1	0	38 39	

4.4.10.2 Probe – Immediate₂

		40 37 36 35		5 33	332 2726 2			19	15 14 13	312	0			
Μ	39		1			x ₃	x ₆	r ₃			i _{2b}	r ₁	q	р
			4		1	3	6	7		5	2	7	6	6
	Instruction						Operands					Exter	nsion]
		1115	truc	lior			Ope	ranus		Opcod	e	x ₃	x ₆	
	probe.	r					r. = r. imm.			1		0	18	1
	probe.	w					$r_1 = r_3, imm_2$			I		0	19	

4.4.10.3 Probe Fault – Immediate₂

	40	37	36	35 33	32 27	26 2	0 19	15 14 13	<u> </u>	5	0
M40		1		x ₃	x ₆	r ₃		i _{2b}		qp	
	4	4	1	3	6	7	5	2	7	6	

Instruction	Operands	Opcode	Extension			
instruction	Operatios	Opcode	x ₃	x ₆		
probe.rw.fault				31		
probe.r.fault	r ₃ , imm ₂	1	0	32		
probe.w.fault				33		

4.4.10.4 Translation Cache Insert



Instruction	Operands	Opcode	Extension			
instruction	Operatios	Opcode	x ₃	x ₆		
itc.d ^{1p}			0	2E		
itc.i ^{Ip}	r ₂	1	0	2F		

4.4.10.5 Move to Indirect Register/Translation Register Insert

	40	37	36	35 33	32	2726	2	019		12	6	5	0
M42		1		x ₃	x ₆		r ₃		r ₂			qp	
		4	1	3	6		7		7	7		6	

Instruction	Operands	Opcode	Extension		
instruction	Operatios	Opcode	x ₃	x ₆	
	$rr[r_3] = r_2$			00	
	$dbr[r_3] = r_2$			01	
mov ^p	$ibr[r_3] = r_2$			02	
IIIOV F	$pkr[r_3] = r_2$			03	
	$pmc[r_3] = r_2$	1	0	04	
	$pmd[r_3] = r_2$			05	
itr.d ^p itr.i ^p	$dtr[r_3] = r_2$			0E	
	$itr[r_3] = r_2$			0F	

4.4.10.6 Move from Indirect Register

	40		3736	335	3332	27	26	201	9	1312		6	5	
143		1		3	k 3	x ₆	r ₃				r ₁		qp	
		4	1		3	6	7		7		7		6	
	Instr		lan			0.22	rondo		Oreede		Exte	nsio	n	
	instr	uci	lion			Ope	rands		Opcode		x ₃		x ₆	
					r ₁ =	rr[<i>r</i> ₃]							10	
					r ₁ =	dbr[<i>r</i> ₃]							11	
mov ^I	p				r ₁ =	ibr[r ₃]							12	
						pkr[<i>r</i> 3]			1		0		13	
					r ₁ =	pmc[<i>r</i> ₃]			1		0		14	
					r ₁ =	pmd[<i>r</i> ₃]							15	
mov		$r_1 =$	$r_1 = \operatorname{cpuid}[r_3]$							17				

4.4.10.7 Set/Reset User/System Mask

	40	37	736	35 3	3 32 31	30 27	26 6	5	0
M44		0	i	x ₃	i _{2d}	x ₄	imm _{21a}		qp
		4	1	3	2	4	21		6

Instruction	Operands	Opcode	Extension		
instruction	Operands	Opcode	x ₃	x 4	
sum				4	
rum	·	0	0	5	
ssm ^p	imm ₂₄	0	0	6	
rsm ^p				7	

4.4.10.8 Translation Purge

	40	37	36	35 33	32 2	7 26 2	0 19	13 12	6	5	0
M45		1		x ₃	x ₆	r ₃	r ₂			qp	
		4	1	3	6	7	7		7	6	

Instruction	Operands	Opcode	Extension		
	Operatios	Opcode	x ₃	x ₆	
ptc.I ^p				09	
ptc.l ^p ptc.g ^{lp} ptc.ga ^{lp} ptr.d ^p				0A	
ptc.ga ^{Ip}	r ₃ , r ₂	1	0	0B	
ptr.d ^p				0C	
ptr.i ^p				0D	

4.4.10.9 Translation Access

		40	3	7363	35 33	332	2726		20	19	13	12	6	5	0
M	46		1		x ₃	x ₆		r ₃				r ₁		q	р
			4	1	3	6		7		7		7		e	3
		Inot	ruct	ion			Decrende			Oncodo		Exten	sior	ı	
		iiist	ruci	1011			Operands			Opcode		x ₃		x ₆	
	thash													1A	
	ttag					$r_{1} = r_{1}$				1		0		1B	
	tpa ^p					$r_1 = r_3$				I		0		1E	
	tak ^p													1F	

4.4.10.10 Purge Translation Cache Entry



4.4.11 Nop/Hint (M-Unit)

M-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 (x_3), a 2-bit opcode extension field in bits 32:31 (x_2), a 4-bit opcode extension field in bits 30:27 (x_4), and a 1-bit opcode extension field in bits 26 (y), as shown in Table 4-46.

Table 4-46. Misc M-Unit 1-bit Opcode Extensions

Opcode Bits 40:37	x ₃ Bits 35:33	x ₄ Bits 30:27	x ₂ Bits 32:31	y Bit 26	
0	0	1	0	0	nop.m
0	U		U	1	hint.m

M48

40

0

 272625
 6 5
 0

 y
 imm_{20a}
 qp

 1
 20
 6

Instruction	Operands	Opcode	Extension				
instruction	Operatios	Opcode	x ₃	x ₄	x ₂	У	
nop.m	ing ng	0	0	1	0	0	
hint.m	imm ₂₁	0	0	I	0	1	

4.5 B-Unit Instruction Encodings

37 36 35 33 32 31 30

х₃

3

x₂

2

x₄

The branch-unit includes branch, predict, and miscellaneous instructions.

4.5.1 Branches

Opcode 0 is used for indirect branch, opcode 1 for indirect call, opcode 4 for IP-relative branch, and opcode 5 for IP-relative call.

The IP-relative branch instructions encoded within major opcode 4 use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-47.

Opcode Bits 40:37	btype Bits 8:6	
	0	br.cond B1
	1	e
	2	br.wexit B1
4	3	br.wtop B1
4	4	е
	5	br.cloop B2
	6	br.cexit B2
	7	br.ctop B2

Table 4-47. IP-Relative Branch Types

The indirect branch, indirect return, and miscellaneous branch-unit instructions are encoded within major opcode 0 using a 6-bit opcode extension field in bits 32:27 (x_6). Table 4-48 summarizes these assignments.

			x ₆							
Opcode Bits 40:37	Bits	Bits 32:31								
510 40.07	30:27	0	1	2	3					
	0	break.b B9	epc B8	Indirect Branch (Table 4-49)	e					
	1		e	Indirect Return (Table 4-50)	e					
	2	cover B8	e	e	e					
	3	e	e	e	е					
	4	clrrrb B8	e	e	е					
	5	clrrrb.pr B8	e	e	е					
	6	e	e	e	е					
0	7	е	e	е	е					
	8	rfi B8	vmsw.0 B8	е	е					
	9		vmsw.1 B8	е	e					
	Α	е	e	е	e					
	В	е	е	е	е					
	С	bsw.0 B8	е	е	e					
	D	bsw.1 B8	е	е	e					
	E	e	e	e	е					
	F	е	e	е	e					

Table 4-48. Indirect/Miscellaneous Branch Opcode Extensions

The indirect branch instructions encoded within major opcodes 0 use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-49.

Opcode Bits 40:37	x ₆ Bits 32:27	btype Bits 8:6	
		0	br.cond B4
		1	br.ia B4
		2	e
0	20	3	e
0		4	e
		5	e
		6	e
		7	e

Table 4-49. Indirect Branch Types

The indirect return branch instructions encoded within major opcodes 0 use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-50.

Table 4-50. Indirect Return Branch Types

Opcode Bits 40:37	x ₆ Bits 32:27	btype Bits 8:6	
		0	e
		1	e
		2	e
0	21	3	e
0	21	4	br.ret B4
		5	e
		6	e
		7	e

All of the branch instructions have a 1-bit sequential prefetch opcode hint extension field, p, in bit 12. Table 4-51 summarizes these assignments.

Table 4-51. Sequential Prefetch Hint Completer

p Bit 12	ph
0	.few
1	.many

The IP-relative and indirect branch instructions all have a 2-bit branch prediction "whether" opcode hint extension field in bits 34:33 (wh) as shown in Table 4-52. Indirect call instructions have a 3-bit "whether" opcode hint extension field in bits 34:32 (wh) as shown in Table 4-53.
wh Bits 34:33	bwh
0	.sptk
1	.spnt
2	.dptk
3	.dpnt

Table 4-52. Branch Whether Hint Completer

Table 4-53. Indirect Call Whether Hint Completer

wh Bits 34:32	bwh
0	
1	.sptk
2	
3	.spnt
4	
5	.dptk
6	
7	.dpnt

The branch instructions also have a 1-bit branch cache deallocation opcode hint extension field in bit 35 (d) as shown in Table 4-54.

Table 4-54. Branch Cache Deallocation Hint Completer

d Bit 35	dh
0	none
1	.clr

4.5.1.1 IP-Relative Branch

	40	37 36 35	3433	32	1312	11 9	986	5	0
B1	4	s <mark>d</mark>	wh	imm _{20b}	p		btype	qp	
	4	1 1	2	20	1	3	3	6	

Instruction	Operands	Opcode		E	xtension	
instruction	Operatios	Opcode	btype	р	wh	d
br.cond.bwh.ph.dh ^e			0	See	See	See
br.wexit. <i>bwh.ph.dh</i> ^{e t}	target ₂₅	4	2	Table 4-51 on	Table 4-52 on	Table 4-54 on
br.wtop. <i>bwh.ph.dh</i> ^{e t}			3	page 3:351	page 3:352	page 3:352

4.5.1.2 IP-Relative Counted Branch

	40 37 36 35 3	43332				131211 9	8 6 5	0
B	<u>2</u> 4 s d	wh	imm _{20b}			p	btype 0	
	4 1 1	2	20			1 3	3 6	
	Instruction	Operands	Opcode		E	xtension		
	instruction	Operatius	Opcode	btype	р	wh	d	
	br.cloop. <i>bwh.ph.dh</i> ^{e t}			5	See	See	See	
	br.cexit. <i>bwh.ph.dh</i> ^{e t}	target ₂₅	4	6	Table 4-51 on	Table 4-52 on	Table 4-54 on	
	br.ctop. <i>bwh.ph.dh</i> ^{e t}			7	page 3:351	page 3:352	page 3:352	

4.5.1.3 IP-Relative Call



Instruction	Operands	Opcode	Extension				
instruction	Operations	Opcode	р	wh	d		
br.call.bwh.ph.dh ^e	$b_1 = target_{25}$	5	See Table 4-51 on page 3:351	See Table 4-52 on page 3:352	See Table 4-54 on page 3:352		

4.5.1.4 Indirect Branch



Instruction	Operands	On an and a On a a da		Extension					
Instruction	Operatios	Opcode	x ₆	btype	р	wh	d		
br.cond. <i>bwh.ph.dh</i> ^e				0	See	See	See		
br.ia. <i>bwh.ph.dh</i> ^e	b ₂	0	20	1	Table 4-51 on	Table 4-52 on	Table 4-54 on		
br.ret. <i>bwh.ph.dh</i> ^e			21	4	page 3:351	page 3:352	page 3:352		

4.5.1.5 Indirect Call

B	5

40	37	36	35	34 32	31 16	515 1	312	11 9	8 6	5
1			d	wh		b ₂	р		b ₁	qp
4		1	1	3	16	3	1	3	3	6

Instruction	ion Operands Opcode			Extension		
instruction	Operatios	Opcode	р	wh	d	
br.call.bwh.ph.dh ^e	$b_1 = b_2$	1	See Table 4-51 on page 3:351	See Table 4-53 on page 3:352	See Table 4-54 on page 3:352	

4.5.2 Branch Predict/Nop/Hint

The branch predict, nop, and hint instructions are encoded in major opcodes 2 (Indirect Predict/Nop/Hint) and 7 (IP-relative Predict). The indirect predict, nop, and hint instructions in major opcode 2 use a 6-bit opcode extension field in bits 32:27 (x_6). Table 4-55 summarizes these assignments.

0

Opcode			x ₆							
Bits	Bits	Bits 32:31								
40:37	30:27	0	1	2	3					
	0	nop.b B9	brp B7							
	1	hint.b B9	brp.ret B7							
	2									
	3									
	4									
	5									
	6									
2	7									
2	8									
	9									
	А									
	В									
	С									
	D									
	E									
	F									

Table 4-55. Indirect Predict/Nop/Hint Opcode Extensions

The branch predict instructions all have a 1-bit branch importance opcode hint extension field in bit 35 (ih). The mov to BR instruction (page 3:320) also has this hint in bit 23. Table 4-56 shows these assignments.

Table 4-56. Branch Importance Hint Completer

ih Bit 23 or Bit 35	ih
0	none
1	.imp

The IP-relative branch predict instructions have a 2-bit branch prediction "whether" opcode hint extension field in bits 4:3 (wh) as shown in Table 4-57. Note that the combination of the .loop or .exit whether hint completer with the *none* importance hint completer is undefined.

Table 4-57. IP-Relative Predict Whether Hint Completer

wh Bits 4:3	ipwh
0	.sptk
1	.loop
2	.dptk
3	.exit

The indirect branch predict instructions have a 2-bit branch prediction "whether" opcode hint extension field in bits 4:3 (wh) as shown in Table 4-58.

wh Bits 4:3	indwh
0	.sptk
1	
2	.dptk
3	

Table 4-58. Indirect Predict Whether Hint Completer

4.5.2.1 IP-Relative Predict



Instruction	Operands	Opcode	Extension		
instruction	Operatios	Opcode	ih	wh	
brp. <i>ipwh.ih</i>	target ₂₅ , tag ₁₃	7	See Table 4-56 on page 3:354	See Table 4-57 on page 3:354	

4.5.2.2 Indirect Predict

B	7	

40	3	37 36 3	53433	332	2726		1615	131	2	65	43	2	0
	2	ił	t _{2e}	x ₆				o ₂	timm _{7a}		wh		
	4	1 1	2	6		11		3	7	1	2	3	

Instruction	Operands	Opcode	Extension			
Instruction	Operands		x ₆	ih	wh	
brp. <i>indwh.ih</i>	b ₂ , tag ₁₃	2	10	See Table 4-56 on	See Table 4-58 on	
brp.ret.indwh.ih	<i>b</i> ₂ , i ag ₁ 3	2	11	page 3:354	page 3:355	

4.5.3 Miscellaneous B-Unit Instructions

The miscellaneous branch-unit instructions include a number of instructions encoded within major opcode 0 using a 6-bit opcode extension field in bits 32:27 (x_6) as described in Table 4-48 on page 3:350.

4.5.3.1 Miscellaneous (B-Unit)

	40	37 36	3332		2726		6	6 5	0
B8	0			x ₆					0
	4		4	6		21			6
		Instructi			Oncodo		Extension		
		instructi	on		Opcode		x ₆		
cover	I						02		
clrrrb ^I							04		
clrrrb.	pr ^I						05		
rfi ^{elp}					0		08		
bsw.0 bsw.1	۱p						0C		
bsw.1	١p						0D		
ерс							10		

Instruction	Opcode	Extension	
instruction	Opcode	x ₆	
vmsw.0 ^p	0	18	
vmsw.1 ^p	0	19	

4.5.3.2 Break/Nop/Hint (B-Unit)



Instruction	Operands	Opcode	Extension
instruction	Operatios	Opcode	× ₆
break.b ^e		0	00
nop.b	imm ₂₁	2	00
hint.b		2	01

4.6 **F-Unit Instruction Encodings**

The floating-point instructions are encoded in major opcodes 8 – E for floating-point and fixed-point arithmetic, opcode 4 for floating-point compare, opcode 5 for floating-point class, and opcodes 0 and 1 for miscellaneous floating-point instructions.

The miscellaneous and reciprocal approximation floating-point instructions are encoded within major opcodes 0 and 1 using a 1-bit opcode extension field (x) in bit 33 and either a second 1-bit extension field in bit 36 (q) or a 6-bit opcode extension field (x_6) in bits 32:27. Table 4-59 shows the 1-bit x assignments, Table 4-62 shows the additional 1-bit q assignments for the reciprocal approximation instructions; Table 4-60 and Table 4-61 summarize the 6-bit x_6 assignments.

Opcode Bits 40:37	x Bit 33	
0	0	6-bit Ext (Table 4-60)
0	1	Reciprocal Approximation (Table 4-62)
1	0	6-bit Ext (Table 4-61)
I	1	Reciprocal Approximation (Table 4-62)

 Table 4-59.
 Miscellaneous Floating-point 1-bit Opcode Extensions

Opcode	x			x ₆				
Bits	Bit	Bits	Bits 32:31					
40:37	33	30:27	0	1	2	3		
		0	break.f F15	fmerge.s F9				
		1	1-bit Ext (Table 4-68)	fmerge.ns F9				
		2		fmerge.se F9				
		3						
		4	fsetc F12	fmin F8		fswap F9		
		5	fclrf F13	fmax F8		fswap.nl F9		
		6		famin F8		fswap.nr F9		
0	0	7		famax F8				
		8	fchkf F14	fcvt.fx F10	fpack F9			
		9		fcvt.fxu F10		fmix.lr F9		
		А		fcvt.fx.trunc F10		fmix.r F9		
		В		fcvt.fxu.trunc F10		fmix.I F9		
		С		fcvt.xf F11	fand F9	fsxt.r F9		
		D			fandcm F9	fsxt.I F9		
		Е			for F9			
		F			fxor F9			

Table 4-60. Opcode 0 Miscellaneous Floating-point 6-bit Opcode Extensions

Table 4-61. Opcode 1 Miscellaneous Floating-point 6-bit Opcode Extensions

Opcode	x			x ₆		
Bits	Bit	Bits		Bit	ts 32:31	
40:37	33	30:27	0	1	2	3
		0		fpmerge.s F9		fpcmp.eq F8
		1		fpmerge.ns F9		fpcmp.lt F8
		2		fpmerge.se F9		fpcmp.le F8
		3				fpcmp.unord F8
		4		fpmin F8		fpcmp.neq F8
		5		fpmax F8		fpcmp.nlt F8
		6		fpamin F8		fpcmp.nle F8
1	0	7		fpamax F8		fpcmp.ord F8
1	0	8		fpcvt.fx F10		
		9		fpcvt.fxu F10		
		А		fpcvt.fx.trunc F10		
		В		fpcvt.fxu.trunc F10		
		С				
		D				
		Е				
		F				

Opcode Bits 40:37	x Bit 33	q Bit 36	
0		0	frcpa F6
0	1	1	frsqrta F7
1		0	fprcpa F6
1		1	fprsqrta F7

Table 4-62. Reciprocal Approximation 1-bit Opcode Extensions

Most floating-point instructions have a 2-bit opcode extension field in bits 35:34 (sf) which encodes the FPSR status field to be used. Table 4-63 summarizes these assignments.

 Table 4-63.
 Floating-point Status Field Completer

sf Bits 35:34	sf
0	.s0
1	.s1
2	.s2
3	.s3

4.6.1 Arithmetic

The floating-point arithmetic instructions are encoded within major opcodes 8 - D using a 1-bit opcode extension field (x) in bit 36 and a 2-bit opcode extension field (sf) in bits 35:34. The opcode and x assignments are shown in Table 4-64.

 Table 4-64.
 Floating-point Arithmetic 1-bit Opcode Extensions

x Bit 36	Opcode Bits 40:37								
DIL 30	8	9	Α	В	С	D			
0	fma F1	fma.d F1	fms F1	fms.d F1	fnma F1	fnma.d F1			
1	fma.s F1	fpma F1	fms.s F1	fpms F1	fnma.s F1	fpnma F1			

The fixed-point arithmetic and parallel floating-point select instructions are encoded within major opcode E using a 1-bit opcode extension field (x) in bit 36. The fixed-point arithmetic instructions also have a 2-bit opcode extension field (x_2) in bits 35:34. These assignments are shown in Table 4-65.

Table 4-65.	Fixed-point Multiply	Add and Select	Opcode Extensions
-------------	----------------------	----------------	--------------------------

Opcode Bits 40:37	x Bit 36		² 2 35:34		
Dits 40.37	BIL 30	0	1	2	3
E	0		fsele	ct F3	
E	1	xma.I F2		xma.hu F2	xma.h F2

4.6.1.1 Floating-point Multiply Add

				3534	133 27	26	20	19	13	12	6	5	0		
F1		8 - D	x		f ₄		f ₃		f ₂		f ₁		qp		
		4	1	2	7		7		7		7		6		
						0	al a		Exte	nsion					
	In	structio	n		Operands		Opcode		x		sf				
fma	.sf						8		0				_		
fma	.s.st	F					0		1						
fma	.d.s	f					9		0						
fpm	a.sf						9		1						
fms	.sf						А	0							
fms	.s.st				$f_1 = f_3, f_4, f_2$				1	Se	See Table 4-63 on page 3:358				
fms	.d. <i>st</i>	r			11 - 13, 14, 12		В		0						
fpm	is.sf								1						
fnm	ia.sf						С		0						
fnm	a.s.	sf							1						
fnm	a.d.	sf					D		0						
fpnr	ma.s	f							1						

4.6.1.2 Fixed-point Multiply Add

	40	373	363	3534	33 27	26	20 2	19	131		65	0	
F2	E		х	x ₂	f ₄	f ₃		f ₂		f ₁		qp	
	4		1	2	7	7		7		7		6	-

Instruction	Operanda	Opendo	Extension		
instruction	Operands	Opcode	x	x ₂	
xma.l				0	
xma.h	$f_1 = f_3, f_4, f_2$	E	1	3	
xma.hu				2	

4.6.2 Parallel Floating-point Select

	40	37	36	3534	33 27	26 20	19	13 12	6	5	0
F3	E		х		f ₄	f ₃	f ₂		f ₁	qp	
	4		1	2	7	7	7		7	6	

Instruction	Operands	Opcode	Extension	
Instruction	Operands	Opcode	x	
fselect	$f_1 = f_3, f_4, f_2$	E	0	

4.6.3 Compare and Classify

The predicate setting floating-point compare instructions are encoded within major opcode 4 using three 1-bit opcode extension fields in bits 33 (r_a), 36 (r_b), and 12 (t_a), and a 2-bit opcode extension field (sf) in bits 35:34. The opcode, r_a , r_b , and t_a assignments are shown in Table 4-66. The sf assignments are shown in Table 4-63 on page 3:358.

The parallel floating-point compare instructions are described on page 3:362.

Opcode Bits	r _a Bit 33	r _b Bit 36	t _a Bit ′	12	
40:37 Bit 33		BIL 30	0	1	
	0		fcmp.eq F4	fcmp.eq.unc F4	
4	0	1	fcmp.lt F4	fcmp.lt.unc F4	
-	1	0	fcmp.le F4	fcmp.le.unc F4	
	I	1	fcmp.unord F4	fcmp.unord.unc F4	

Table 4-66. Floating-point Compare Opcode Extensions

The floating-point class instructions are encoded within major opcode 5 using a 1-bit opcode extension field in bit 12 (t_a) as shown in Table 4-67.

Table 4-67. Floating-point Class 1-bit Opcode Extensions

Opcode Bits 40:37	t _a Bit 12	
5	0	fclass.m F5
5	1	fclass.m.unc F5

4.6.3.1 Floating-point Compare

F4

40	37363	3534	4333	2 27	26	20	19	13	121	1 6	5	0
4	l r _b	sf	ra	p ₂	f ₃		f ₂		ta	p ₁	qp	
4	1	2	1	6	7		7		1	6	6	

Instruction	Onerende	Oneede	Extension						
instruction	Operands	Opcode	r _a	r _b	t _a	sf			
fcmp.eq.sf			0	0					
fcmp.lt.sf			0	1	0				
fcmp.le.sf			4	0	0				
fcmp.unord.sf	n n - f f	4	1	1		See Table 4-63			
fcmp.eq.unc.sf	$p_1, p_2 = f_2, f_3$	4	0	0		on page 3:358			
fcmp.lt.unc.sf			0	1					
fcmp.le.unc.sf			4	0	1				
fcmp.unord.unc.sf			1	1					

4.6.3.2 Floating-point Class

	40 3	37 36 35	534333	32 27	26 2	20 19		13 12 11	6	5	0
F5	5		fc ₂	p ₂	fclass _{7c}		f ₂	t _a	p ₁	qp	
	4	2	2	6	7		7	1	6	6	

Instruction	Operands	Opcode	Extension
Instruction	Operands	Opcode	t _a
fclass.m	n n - f. falana	_	0
fclass.m.unc	$p_1, p_2 = f_2, fclass_9$	5	1

4.6.4 Approximation

4.6.4.1 Floating-point Reciprocal Approximation

There are two Reciprocal Approximation instructions. The first, in major op 0, encodes the full register variant. The second, in major op 1, encodes the parallel variant.

	40	37 36 35 34 33 32			32	2726	6 20	19	1312	6	5	0
F6	0 - 1	q	sf	х	р ₂		f ₃	f ₂		f ₁	qp	
	4	1	2	1	6		7	7		7	6	

Instruction	Operands	Opcode		Ex	tension
instruction	Operatios	Opcode	x	q	sf
frcpa.sf	$f_1, p_2 = f_2, f_3$	0	1	0	See Table 4-63 on page 3:358
fprcpa. <i>sf</i>	11, P2 12, 13	1	•	0	page 5.556

4.6.4.2 Floating-point Reciprocal Square Root Approximation

There are two Reciprocal Square Root Approximation instructions. The first, in major op 0, encodes the full register variant. The second, in major op 1, encodes the parallel variant.

	40	37 36	3534	133	32	272	6 20	19 1	3 12	65	0
F7	0 - 1	q	sf	х	p ₂		f ₃		f ₁		qp
	4	1	2	1	6		7	7	7		6

Instruction	Operands	Opcode	Extension					
instruction	Operands	Opcode	x	q	sf			
frsqrta. <i>sf</i>	f = -f	$p_{a} = f_{a}$ 0 1 1		See Table 4-63 on				
fprsqrta. <i>sf</i>	$f_1, p_2 = f_3$	1		I	page 3:358			

4.6.5 Minimum/Maximum and Parallel Compare

There are two groups of Minimum/Maximum instructions. The first group, in major op0, encodes the full register variants. The second group, in major op 1, encodes theparallel variants. The parallel compare instructions are all encoded in major op 1.403736353433324037363534333240272620191312650

	40 37 36 35 34 33		133	32	27	26	2	019		13	12	6	5		0					
F8	0 - 1			sf	x		x ₆		f ₃		f ₂			f ₁		qp				
	4		1	2	1		6		7		7			7		6				
	l t								Oracita			E	Exte	nsion						
	Instruc	:110	n			0	perands	5	Opcode		x	xe	5	sf						
fmin.s	f											14	ŀ							
fmax.s	sf								0			15	5							
famin.	sf								0			16	6							
famax	.sf											17	,							
fpmin.	sf											14	ł							
fpmax	fpmax.sf										15	5								
fpamir	1. <i>sf</i>														16	6				
fpama	x.sf										0	17	,	See Table	4-63 oi	n				
fpcmp	.eq.sf					$f_1 = f_1$	2, I3				0	30)	page 3	:358					
fpcmp	.lt.sf								1			31	l							
fpcmp	.le.sf								1			32	2							
fpcmp	.unord. <i>st</i>	f										33	3							
fpcmp	.neq. <i>sf</i>											34	ŀ							
fpcmp	.nlt. <i>sf</i>											35	5							
fpcmp	.nle. <i>sf</i>											36	6							
fpcmp	.ord. <i>sf</i>											37	7							

4.6.6 Merge and Logical

	40 37	36	34	3332	27	26	2019		1312	65	
)	0 - 1			x	x ₆	f ₃		f ₂	f ₁		qp
	4	;	3	1	6	7		7	7		6
	lucture	41.0.0			0				Ext	tension	
	Instruction		U U	perands	0	pcode	x	x ₆			
fmerge	e.s									10	
fmerge	e.ns									11	
fmerge	e.se									12	
fmix.lr					1					39	
fmix.r										3A	
fmix.l										3B	
fsxt.r	fsxt.r									3C	
fsxt.l								0		3D	
fpack								0		28	
fswap					$f_1 = f_2, f_3$				0	34	
fswap.	nl									35	
fswap.	nr									36	
fand					1					2C	
fandcm	า									2D	
for										2E	
fxor										2F	
fpmerg	je.s				1					10	
fpmerg	je.ns							1		11	
fpmerg	je.se									12	

4.6.7 Conversion

4.6.7.1 Convert Floating-point to Fixed-point

	40 3	7 36 35 3	4333	32 27	26 20	19 13	6 12 6	5 0
F10	0 - 1	sf	x	x ₆		f ₂	f ₁	qp
	4	1 2	1	6	7	7	7	6

Instruction	Onorondo	Oneede	Extension					
instruction	Operands	Opcode	x	x ₆	sf			
fcvt.fx.sf				18				
fcvt.fxu. <i>sf</i>		0		19				
fcvt.fx.trunc.sf		0		1A				
fcvt.fxu.trunc.sf	6 - 6		0	1B	See Table 4-63 on			
fpcvt.fx.sf	$f_1 = f_2$		0	18	page 3:358			
fpcvt.fxu.sf		4		19				
fpcvt.fx.trunc.sf		1		1A				
fpcvt.fxu.trunc.sf				1B				

40 3736 343332 2726 2019 1312 65 0 0 F11 х f₂ qp x_6 \mathbf{f}_1 4 7 6 6 7 3 Extension Instruction Operands Opcode х X₆ $f_1 = f_2$ 0 0 1C fcvt.xf

4.6.7.2 Convert Fixed-point to Floating-point

4.6.8 Status Field Manipulation

4.6.8.1 Floating-point Set Controls

	40		7363	3534	333	2	2726		2019		1312		6	5		0
F12	C)		sf	x	x ₆		omask _{7c}		amask _{7b}					qp	
	4	ŀ	1	2	1	6		7	·	7		7			6	
											Exte	nsion				

Instruction	Operands	Opcode		EXI	ension
instruction	Operatios	Opcode	x	x ₆	sf
fsetc. <i>sf</i>	amask ₇ , omask ₇	0	0	04	See Table 4-63 on page 3:358

4.6.8.2 Floating-point Clear Flags

F13

40	37	36	3534	33	32 2	726 6	5		0
0			sf	x	x ₆			qp	
4		1	2	1	6	21		6	

Instruction	Opcode	Extension					
instruction	Opcode	x	x ₆	sf			
fclrf.sf	0	0	05	See Table 4-63 on page 3:358			

4.6.8.3 Floating-point Check Flags

	40	3	736	3534	133	32	2	7 26	25 6	5	0
F14		0	s	sf	x		x ₆		imm _{20a}		qp
		4	1	2	1		6	1	20		6

Instruction	Operands	Opcode		Ext	ension
instruction	Operatios	Opcode	x	x ₆	sf
fchkf.sf	target ₂₅	0	0	08	See Table 4-63 on page 3:358

4.6.9 Miscellaneous F-Unit Instructions

4.6.9.1 Break (F-Unit)



4.6.9.2 Nop/Hint (F-Unit)

F-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 (x_3), a 6-bit opcode extension field in bits 32:27 (x_6), and a 1-bit opcode extension field in bit 26 (y), as shown in Table 4-46.

Table 4-68.Misc F-Unit 1-bit Opcode Extensions

		pcode ts 40:3		E	x Bit :33	5	x ₆ Bits 32:	27	y Bit 26							
		0			0		01		0			nop	.f			
		0			0		01		1			hint	.f			
		40	37 36	3534	3332		2726	25					6	5		0
F1	6	0	i		x	x ₆	У			i	imm _{20a}				qp	
		4	1	2	1	6	1				20				6	

Instruction	Operands	Opcode	Extension					
Instruction	Operatios	Opcode	x	x ₆	У			
nop.f	imm	0	0	01	0			
hint.f	imm ₂₁	0	0	01	1			

4.7 X-Unit Instruction Encodings

The X-unit instructions occupy two instruction slots, L+X. The major opcode, opcode extensions and hints, qp, and small immediate fields occupy the X instruction slot. For movl, break.x, and nop.x, the imm₄₁ field occupies the L instruction slot. For brl, the imm₃₉ field and a 2-bit Ignored field occupy the L instruction slot.

4.7.1 Miscellaneous X-Unit Instructions

The miscellaneous X-unit instructions are encoded in major opcode 0 using a 3-bit opcode extension field (x_3) in bits 35:33 and a 6-bit opcode extension field (x_6) in bits 32:27. Table 4-69 shows the 3-bit assignments and Table 4-70 summarizes the 6-bit assignments. These instructions are executed by an I-unit.

Opcode Bits 40:37	x ₃ Bits 35:33	
	0	6-bit Ext (Table 4-70)
	1	
	2	
0	3	
0	4	
	5	
	6	
	7	

Table 4-69. Misc X-Unit 3-bit Opcode Extensions

Table 4-70. Misc X-Unit 6-bit Opcode Extensions

Opcode	x ₃			x ₆		
Bits	Bits	Bits		Bits	32:31	
40:37	35:33	30:27	0	1	2	3
		0	break.x X1			
		1	1-bit Ext (Table 4-73)			
		2				
		3				
		4				
		5				
		6				
0	0	7				
		8				
		9				
		Α				
		В				
		С				
		D				
		E				
		F				

4.7.1.1 Break (X-Unit)

X1	

373635 3332 10

40	37 36 3	35 33	32		272625			6	5	0 40	0
0	i	x ₃		x ₆		in	nm _{20a}		qp	im	Im ₄₁
4	1	3		6	1	20 6 41					41
	Instruction		ion Operando		Operands	Opcode	Exter		nsion		
	1115	uuuu	511			Operands	Opcode		x ₃	x ₆	
break.	x				imm ₆₂		0		0	00	

Move Long Immediate₆₄ 4.7.2

The move long immediate instruction is encoded within major opcode 6 using a 1-bit reserved opcode extension in bit 20 (v_c) as shown in Table 4-71. This instruction is executed by an I-unit.

Table 4-71. **Move Long 1-bit Opcode Extensions**

Opcode Bits 40:37	v _c Bit 20	
6	0	movl X2
0	1	

X2

	40	37 36	35	2726	22212	019	13	<u>3</u> 12 6	5 0	40 0	0
2	6	i	imm _{9d}	imm ₅₀	i _c v	c im	m _{7b}	r ₁	qp	imm ₄₁	
	4	1	9	5	1 '	1	7	7	6	41	_

Instruction	Operands	Opcode	Extension
instruction	Operands	Opcode	v _c
movl ⁱ	$r_1 = imm_{64}$	6	0

Long Branches 4.7.3

Long branches are executed by a B-unit. Opcode C is used for long branch and opcode D for long call.

The long branch instructions encoded within major opcode C use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-72.

Table 4-72. **Long Branch Types**

Opcode Bits 40:37	btype Bits 8:6	
	0	brl.cond X3
	1	
	2	
С	3	
C	4	
	5	
	6	
	7	

The long branch instructions have the same opcode hint fields in bit 12 (p), bits 34:33 (wh), and bit 35 (d) as normal IP-relative branches. These are shown in Table 4-51 on page 3:351, Table 4-52 on page 3:352, and Table 4-54 on page 3:352.

4.7.3.1 **Long Branch**

X3

	40	3736	35	3433	32	1312	2 11	9	8 6	5	0 40 2	1 0
}	С	i	d	wh	imm _{20b}	p			btype	qp	imm ₃₉	
	4	1	1	2	20	1		3	3	6	39	2

Instruction	Operands Opcode		Extension					
instruction	Operatios	Opcode	btype p		wh	d		
brl.cond <i>.bwh.ph.dh</i> ^{e l}	target ₆₄	С	0	See Table 4-51 on page 3:351	See Table 4-52 on page 3:352	See Table 4-54 on page 3:352		

4.7.3.2 Long Call

	Long can										
	40 37 36 35 34 33 32			13 12 11	9	8 6	5	0	40 2	2 1 0	
X4	D i <mark>d wh</mark>	im	im _{20b}	<mark>p</mark>		b ₁	qp		imm ₃₉		
	4 1 1 2		20	1	3	3	6		39	2	
	Instruction			Extension							
	instruction	Operands Opcode	Opcode	р		wh			d		
	brl.call.bwh.ph.dh ^{el}	$b_1 = target_{64}$	D	See Table 4-51 on page 3:351	See Table 4-52 on page 3:352			See Table 4-54 on page 3:352			

4.7.4 Nop/Hint (X-Unit)

X-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 (x_3), a 6-bit opcode extension field in bits 32:27 (x_6), and a 1-bit opcode extension field in bit 26 (y), as shown in Table 4-73. These instructions are executed by an I-unit.

Opcode Bits 40:3		x ₃ Bits 35:33	x ₆ Bits 32:27	y Bit 26				
0		0	01	0	nop.x			
0	0		01	1		hint.x		
40 37 36 35	5 333	32 27	2625		6	5	0 40	0
0 i	x ₃	x ₆	У	imm _{20a} qp imm			imm ₄₁	
4 1	3	6	1	20 6 4				41

X5

Instruction	Operands	Opcode	Extension				
instruction	Operatios	Opcode	x 3	x ₆	У		
nop.x	imm	0	0	01	0		
hint.x	imm ₆₂	0	0	01	1		

4.8 Immediate Formation

Table 4-74 shows, for each instruction format that has one or more immediates, how those immediates are formed. In each equation, the symbol to the left of the equals is the assembly language name for the immediate. The symbols to the right are the field names in the instruction encoding.

Table 4-74.Immediate Formation

Instruction Format	Immediate Formation
A2	$count_2 = ct_{2d} + 1$
A3 A8 I27 M30	imm ₈ = sign_ext(s << 7 imm _{7b} , 8)
A4	imm ₁₄ = sign_ext(s << 13 imm _{6d} << 7 imm _{7b} , 14)
A5	imm ₂₂ = sign_ext(s << 21 imm _{5c} << 16 imm _{9d} << 7 imm _{7b} , 22)
A10	count ₂ = (ct _{2d} > 2) ? reservedQP ^a : ct _{2d} + 1
l1	$count_2 = (ct_{2d} == 0) ? 0 : (ct_{2d} == 1) ? 7 : (ct_{2d} == 2) ? 15 : 16$

Instruction Format	Immediate Formation			
13	$ \begin{array}{l} \mbox{mbtype}_4 = (\mbox{mbt}_{4c} == 0) ? \ \mbox{@brcst} : (\mbox{mbt}_{4c} == 8) ? \ \mbox{@mix} : (\mbox{mbt}_{4c} == 9) ? \ \mbox{@shuf} : (\mbox{mbt}_{4c} == 0 \mbox{xA}) ? \ \mbox{@alt} : (\mbox{mbt}_{4c} == 0 \mbox{xB}) ? \ \mbox{@rev} : \mbox{reserved} \mbox{QP}^a \end{array} $			
14	mhtype ₈ = mht _{8c}			
16	count ₅ = count _{5b}			
18	$count_5 = 31 - ccount_{5c}$			
I10	count ₆ = count _{6d}			
111	$len_6 = len_{6d} + 1$ $pos_6 = pos_{6b}$			
112	$len_6 = len_{6d} + 1$ $pos_6 = 63 - cpos_{6c}$			
113	$len_6 = len_{6d} + 1$ $pos_6 = 63 - cpos_{6c}$ $imm_8 = sign_ext(s << 7 \mid imm_{7b}, 8)$			
114	$len_6 = len_{6d} + 1$ $pos_6 = 63 - cpos_{6b}$ $imm_1 = sign_ext(s, 1)$			
115	$len_4 = len_{4d} + 1$ $pos_6 = 63 - cpos_{6d}$			
I16	$pos_6 = pos_{6b}$			
I18 I19 M37 M48	imm ₂₁ = i << 20 imm _{20a}			
121	tag ₁₃ = IP + (sign_ext(timm _{9c} , 9) << 4)			
123	mask ₁₇ = sign_ext(s << 16 mask _{8c} << 8 mask _{7a} << 1, 17)			
124	imm ₄₄ = sign_ext(s << 43 imm _{27a} << 16, 44)			
130	$imm_5 = imm_{5b} + 32$			
M3 M8 M22	imm ₉ = sign_ext(s << 8 i << 7 imm _{7b} , 9)			
M5 M10	imm ₉ = sign_ext(s << 8 i << 7 imm _{7a} , 9)			
M17	$inc_3 = sign_ext(((s)?-1:1)*((i_{2b} == 3)?1:1 << (4 - i_{2b})), 6)$			
I20 M20 M21	target ₂₅ = IP + (sign_ext(s << 20 imm _{13c} << 7 imm _{7a} , 21) << 4)			
M22 M23	target ₂₅ = IP + (sign_ext(s << 20 imm _{20b} , 21) << 4)			
M34	il = sol o = sof – sol r = sor << 3			
M39 M40	imm ₂ = i _{2b}			
M44	$\operatorname{imm}_{24} = i << 23 i_{2d} << 21 \operatorname{imm}_{21a}$			
B1 B2 B3	target ₂₅ = IP + (sign_ext(s << 20 imm _{20b} , 21) << 4)			
B6	$\begin{array}{c} \mbox{target}_{25} = \mbox{IP} + (\mbox{sign}_{201} \mbox{event}_{201} \mbox{event}_{201} \mbox{event}_{201} \mbox{event}_{201} \mbox{event}_{201} \mbox{even}_{201} \m$			
B7	$tag_{13} = IP + (sign_ext(t_{2e} << 7 timm_{7a}, 9) << 4)$			
B9	$\operatorname{imm}_{21} = i << 20 \mid \operatorname{imm}_{20a}$			
F5	$fclass_9 = fclass_{7c} << 2 fc_2$			
F12	$amask_7 = amask_{7b}$ $omask_7 = omask_{7c}$			
F14	target ₂₅ = IP + (sign_ext(s << 20 imm _{20a} , 21) << 4)			
F15 F16	$\operatorname{imm}_{21} = i << 20 \mid \operatorname{imm}_{20a}$			
X1 X5	$imm_{62} = imm_{41} << 21 i << 20 imm_{20a}$			
X2	$\operatorname{imm}_{64} = i << 63 \operatorname{imm}_{41} << 22 i_{c} << 21 \operatorname{imm}_{5c} << 16 \operatorname{imm}_{9d} << 7 \operatorname{imm}_{7b}$			
X3 X4	$target_{64} = IP + ((i < 59 imm_{39} < 20 imm_{20b}) < 4)$			

 Table 4-74.
 Immediate Formation (Continued)

a. This encoding causes an Illegal Operation fault if the value of the qualifying predicate is 1.

5.1 Reading and Writing Resources

An Itanium instruction is said to be a **reader** of a resource if the instruction's qualifying predicate is 1 or it has no qualifying predicate or is one of the instructions that reads a resource even when its qualifying predicate is 0, and the execution of the instruction depends on that resource.

An Itanium instruction is said to be an **writer** of a resource if the instruction's qualifying predicate is 1 or it has no qualifying predicate or writes the resource even when the qualifying predicate is 0, and the execution of the instruction writes that resource.

An Itanium instruction is said to be a reader or writer of a resource even if it only sometimes depends on that resource and it cannot be determined statically whether the resource will be read or written. For example, cover only writes CR[IFS] when PSR.ic is 0, but for purposes of dependency, it is treated as if it always writes the resource since this condition cannot be determined statically. On the other hand, rsm conditionally writes several bits in the PSR depending on a mask which is encoded as an immediate in the instruction. Since the PSR bits to be written can be determined by examining the encoded instruction, the instruction is treated as only writing those bits which have a corresponding mask bit set. All exceptions to these general rules are described in this appendix.

5.2 Dependencies and Serialization

A **RAW** (Read-After-Write) dependency is a sequence of two events where the first is a writer of a resource and the second is a reader of the same resource. Events may be instructions, interruptions, or other 'uses' of the resource such as instruction stream fetches and VHPT walks. Table 5-2 covers only dependencies based on instruction readers and writers.

A **WAW** (Write-After-Write) dependency is a sequence of two events where both events write the resource in question. Events may be instructions, interruptions, or other 'updates' of the resource. Table 5-3 covers only dependencies based on instruction writers.

A **WAR** (Write-After-Read) dependency is a sequence of two instructions, where the first is a reader of a resource and the second is a writer of the same resource. Such dependencies are always allowed except as indicated in Table 5-4 and only those related to instruction readers and writers are included.

A **RAR** (Read-After-Read) dependency is a sequence of two instructions where both are readers of the same resource. Such dependencies are always allowed.

RAW and WAW dependencies are generally not allowed without some type of serialization event (an implied, data, or instruction serialization after the first writing instruction. (See Section 3.2, "Serialization" on page 2:17 for details on serialization.) The tables and associated rules in this appendix provide a comprehensive list of readers and writers of resources and describe the serialization required for the dependency to be observed and possible outcomes if the required serialization is not met. Even when targeting code for machines which do not check for particular disallowed dependencies, such code sequences are considered architecturally undefined and may cause code to behave differently across processors, operating systems, or even separate executions of the code sequence during the same program run. In some cases, different serializations may yield different, but well-defined results.

The serialization of application level (non-privileged) resources is always implied. This means that if a writer of that resource and a subsequent read of that same resource are in different instruction groups, then the reader will see the value written. In addition, for dependencies on PRs and BRs, where the writer is a non-branch instruction and the reader is a branch instruction, the writer and reader may be in the same instruction group.

System resources generally require explicit serialization, i.e., the use of a srlz.i or srlz.d instruction, between the writing and the reading of that resource. Note that RAW accesses to CRs are not exceptional – they require explicit data or instruction serialization. However, in some cases (other than CRs) where pairs of instructions explicitly encode the same resource, serialization is implied.

There are cases where it is architecturally allowed to omit a serialization, and that the response from the CPU must be atomic (act as if either the old or the new state were fully in place). The tables in this appendix indicate dependency requirements under the assumption that the desired result is for the dependency to always be observed. In some such cases, the programmer may not care if the old or new state is used; such situations are allowed, but the value seen is not deterministic.

On the other hand, if an *impliedF* dependency is violated, then the program is incorrectly coded and the processor's behavior is undefined.

5.3 **Resource and Dependency Table Format Notes**

- The "Writers" and "Readers" columns of the dependency tables contain instruction class names and instruction mnemonic prefixes as given in the format section of each instruction page. To avoid ambiguity, instruction classes are shown in bold, while instruction mnemonic prefixes are in regular font. For instruction mnemonic prefixes, all instructions that exactly match the name specified or those that begin with the specified text and are followed by a `.' and then followed by any other text will match.
- The dependency on a listed instruction is in effect no matter what values are encoded in the instruction or what dynamic values occur in operands, unless a superscript is present or one of the special case instruction rules in Section 5.3.1 applies. Instructions listed are still subject to rules regarding qualifying predicates.
- Instruction classes are groups of related instructions. Such names appear in boldface for clarity. The list of all instruction classes is contained in Table 5-5. Note that an instruction may appear in multiple instruction classes, instruction classes

may expand to contain other classes, and that when fully expanded, a set of classes (e.g., the readers of some resource) may contain the same instruction multiple times.

- The syntax 'x\y' where x and y are both instruction classes, indicates an unnamed instruction class that includes all instructions in instruction class x but that are not in instruction class y. Similarly, the notation 'x\y\z' means all instructions in instruction class x, but that are not in either instruction class y or instruction class z.
- Resources on separate rows of a table are independent resources. This means that there are no serialization requirements for an event which references one of them followed by an event which uses a different resource. In cases where resources are broken into subrows, dependencies only apply between instructions within a subrow. Instructions that do not appear in a subrow together have no dependencies (reader/writer or writer/writer dependencies) for the resource in question, although they may still have dependencies on some other resource.
- The dependencies listed for pairs of instructions on each resource are not unique the same pair of instructions might also have a dependency on some other resource with a different semantics of dependency. In cases where there are multiple resource dependencies for the same pair of instructions, the most stringent semantics are assumed: *instr* overrides *data* which overrides *impliedF* which overrides *implied* which overrides *none*.
- Arrays of numbered resources are represented in a single row of a table using the % notation as a substitute for the number of the resource. In such cases, the semantics of the table are as if each numbered resource had its own row in that table and is thus an independent resource. The range of values that the % can take are given in the "Resource Name" column.
- An asterisk `*' in the "Resource Name" column indicates that this resource may not have a physical resource associated with it, but is added to enforce special dependencies.
- A pound sign `#' in the "Resource Name" column indicates that this resource is an array of resources that are indexed by a value in a GR. The number of individual elements in the array is described in the detailed description of each resource.
- The "Semantics of Dependency" column describes the outcome given various serialization and instruction group boundary conditions. The exact definition for each keyword is given in Table 5-1.

Semantics of Dependency Code	Serialization Type Required	Effects of Serialization Violation
instr	Instruction Serialization (See "Instruction Serialization" on page 2:18).	Atomic: Any attempt to read a resource after one or more insufficiently serialized writes is either the
data	Data Serialization (See "Data Serialization" on page 2:18)	value previously in the register (before any of the unserialized writes) or the value of one of any unserialized writes. Which value is returned is
implied	Instruction Group Break. Writer and reader must be in separate instruction groups. (See "Instruction Sequencing Considerations" on page 1:39).	unpredictable and multiple insufficiently serialized reads may see different results. No fault will be caused by the insufficient serialization.

Table 5-1. Semantics of Dependency Codes

Semantics of Dependency Code	Serialization Type Required	Effects of Serialization Violation
impliedF	Instruction Group Break (same as above).	An undefined value is returned, or an Illegal
stop	Stop. Writer and reader must be separated by a stop.	Operation fault may be taken. If no fault is taken, the value returned is unpredictable, and may be unrelated to past writes, but will not be data which could not be accessed by the current process (e.g., if PSR.cpl != 0, the undefined value to return cannot be read from some control register).
none	None	N/A
specific	Implementation Specific	
SC	Special Case	Described elsewhere in book, see referenced section in the entry.

Table 5-1. Semantics of Dependency Codes (Continued)

5.3.1 Special Case Instruction Rules

The following rules apply to the specified instructions when they appear in Table 5-2, Table 5-3, Table 5-4, or Table 5-5:

- An instruction always reads a given resource if its qualifying predicate is 1 and it appears in the "Reader" column of the table (except as noted). An instruction always writes a given resource if its qualifying predicate is 1 and it appears in the "Writer" column of the table (except as noted). An instruction never reads or writes the specified resource if its qualifying predicate is 0 (except as noted). These rules include branches and their qualifying predicate. Instructions in the **unpredicatable-instructions** class have no qualifying predicate and thus always read or write their resources (except as noted).
- An instruction of type **mov-from-PR** reads all PRs if its PR[qp] is true. If the PR[qp] is false, then only the PR[qp] is read.
- An instruction of type **mov-to-PR** writes only those PRs as indicated by the immediate mask encoded in the instruction.
- A st8.spill only writes AR[UNAT]{X} where X equals the value in bits 8:3 of the store's data address. A ld8.fill instruction only reads AR[UNAT]{Y} where Y equals the value in bits 8:3 of the load's data address.
- Instructions of type **mod-sched-brs** always read AR[EC] and the rotating register base registers in CFM, and always write AR[EC], the rotating register bases in CFM, and PR[63] even if they do not change their values or if their PR[qp] is false.
- Instructions of type **mod-sched-brs-counted** always read and write AR[LC], even if they do not change its value.
- For instructions of type **pr-or-writers** or **pr-and-writers**, if their completer is or.andcm, then only the first target predicate is an or-compare and the second target predicate is an and-compare. Similarly, if their completer is and.orcm, then only the second target predicate is an or-compare and the first target predicate is an and-compare.
- rum and sum only read PSR.sp when the bit corresponding to PSR.up (bit 2) is set in the immediate field of the instruction.

5.3.2 RAW Dependency Table

Table 5-2 architecturally defines the following information:

- A list of all architecturally-defined, independently-writable resources in the Itanium architecture. Each row represents an 'atomic' resource. Thus, for each row in the table, hardware will probably require a separate write-enable control signal.
- For each resource, a complete list of readers and writers.
- For each instruction, a complete list of all resources read and written. Such a list can be obtained by taking the union of all the rows in which each instruction appears.

Resource Name	Writers	Readers	Semantics of Dependency
ALAT	chk.a.clr, mem-readers-alat, mem-writers, invala-all	mem-readers-alat, mem-writers, chk-a, invala.e	none
AR[BSP]	br.call, brl.call, br.ret, cover, mov-to-AR-BSPSTORE, rfi	br.call, brl.call, br.ia, br.ret, cover, flushrs, loadrs, mov-from-AR-BSP , rfi	impliedF
AR[BSPSTORE]	alloc, loadrs, flushrs, mov-to-AR-BSPSTORE	alloc, br.ia, flushrs, mov-from-AR-BSPSTORE	impliedF
AR[CCV]	mov-to-AR-CCV	br.ia, cmpxchg , mov-from-AR-CCV	impliedF
AR[CFLG]	mov-to-AR-CFLG	br.ia, mov-from-AR-CFLG	impliedF
AR[CSD]	ld16, mov-to-AR-CSD	br.ia, cmp8xchg16, mov-from-AR-CSD , st16	impliedF
AR[EC]	mod-sched-brs, br.ret, mov-to-AR-EC	br.call, brl.call, br.ia, mod-sched-brs , mov-from-AR-EC	impliedF
AR[EFLAG]	mov-to-AR-EFLAG	br.ia, mov-from-AR-EFLAG	impliedF
AR[FCR]	mov-to-AR-FCR	br.ia, mov-from-AR-FCR	impliedF
AR[FDR]	mov-to-AR-FDR	br.ia, mov-from-AR-FDR	impliedF
AR[FIR]	mov-to-AR-FIR	br.ia, mov-from-AR-FIR	impliedF
AR[FPSR].sf0.controls	mov-to-AR-FPSR, fsetc.s0	br.ia, fp-arith-s0 , fcmp-s0 , fpcmp-s0 , fsetc, mov-from-AR-FPSR	impliedF
AR[FPSR].sf1.controls	mov-to-AR-FPSR, fsetc.s1	br.ia, fp-arith-s1, fcmp-s1, fpcmp-s1, mov-from-AR-FPSR	
AR[FPSR].sf2.controls	mov-to-AR-FPSR, fsetc.s2	br.ia, fp-arith-s2, fcmp-s2, fpcmp-s2, mov-from-AR-FPSR	
AR[FPSR].sf3.controls	mov-to-AR-FPSR, fsetc.s3	br.ia, fp-arith-s3, fcmp-s3, fpcmp-s3, mov-from-AR-FPSR	
AR[FPSR].sf0.flags	fp-arith-s0, fclrf.s0, fcmp-s0, fpcmp-s0, mov-to-AR-FPSR	br.ia, fchkf, mov-from-AR-FPSR	impliedF
AR[FPSR].sf1.flags	fp-arith-s1, fclrf.s1, fcmp-s1, fpcmp-s1, mov-to-AR-FPSR	br.ia, fchkf.s1, mov-from-AR-FPSR	
AR[FPSR].sf2.flags	fp-arith-s2, fclrf.s2, fcmp-s2, fpcmp-s2, mov-to-AR-FPSR	br.ia, fchkf.s2, mov-from-AR-FPSR	
AR[FPSR].sf3.flags	fp-arith-s3, fclrf.s3, fcmp-s3, fpcmp-s3, mov-to-AR-FPSR	br.ia, fchkf.s3, mov-from-AR-FPSR	
AR[FPSR].traps	mov-to-AR-FPSR	br.ia, fp-arith , fchkf, fcmp, fpcmp, mov-from-AR-FPSR	impliedF
AR[FPSR].rv	mov-to-AR-FPSR	br.ia, fp-arith , fchkf, fcmp, fpcmp, mov-from-AR-FPSR	impliedF
AR[FSR]	mov-to-AR-FSR	br.ia, mov-from-AR-FSR	impliedF

Resource Name	Writers	Readers	Semantics of Dependency
AR[ITC]	mov-to-AR-ITC	br.ia, mov-from-AR-ITC	impliedF
AR[K%], % in 0 - 7	mov-to-AR-K ¹	br.ia, mov-from-AR-K ¹	impliedF
AR[LC]	mod-sched-brs-counted, mov-to-AR-LC	br.ia, mod-sched-brs-counted, mov-from-AR-LC	impliedF
AR[PFS]	br.call, brl.call	alloc, br.ia, br.ret, epc, mov-from-AR-PFS	impliedF
	mov-to-AR-PFS	alloc, br.ia, epc, mov-from-AR-PFS	impliedF
		br.ret	none
AR[RNAT]	alloc, flushrs, loadrs, mov-to-AR-RNAT, mov-to-AR-BSPSTORE	alloc, br.ia, flushrs, loadrs, mov-from-AR-RNAT	impliedF
AR[RSC]	mov-to-AR-RSC	alloc, br.ia, flushrs, loadrs, mov-from-AR-RSC, mov-from-AR-BSPSTORE, mov-to-AR-RNAT, mov-from-AR-RNAT, mov-to-AR-BSPSTORE	impliedF
AR[RUC]	mov-to-AR-RUC	br.ia, mov-from-AR-RUC	impliedF
AR[SSD]	mov-to-AR-SSD	br.ia, mov-from-AR-SSD	impliedF
AR[UNAT]{%}, % in 0 - 63	mov-to-AR-UNAT, st8.spill	br.ia, ld8.fill, mov-from-AR-UNAT	impliedF
AR%, % in 8-15, 20, 22-23, 31, 33-35, 37-39, 41-43, 46-47, 67-111	none	br.ia, mov-from-AR-rv ¹	none
AR%, % in 48-63, 112-127	mov-to-AR-ig ¹	br.ia, mov-from-AR-ig ¹	impliedF
BR%, % in 0 - 7	br.call ¹ , brl.call ¹	indirect-brs ¹ , indirect-brp ¹ , mov-from-BR ¹	impliedF
	mov-to-BR ¹	indirect-brs ¹	none
		indirect-brp ¹ , mov-from-BR ¹	impliedF
CFM	mod-sched-brs	mod-sched-brs	impliedF
		cover, alloc, rfi, loadrs, br.ret, br.call, brl.call	impliedF
		cfm-readers ²	impliedF
	br.call, brl.call, br.ret, clrrrb, cover, rfi	cfm-readers	impliedF
	alloc	cfm-readers	none
CPUID#	none	mov-from-IND-CPUID ³	specific
CR[CMCV]	mov-to-CR-CMCV	mov-from-CR-CMCV	data
CR[DCR]	mov-to-CR-DCR	mov-from-CR-DCR, mem-readers-spec	data

Resource Name	Writers	Readers	Semantics of Dependency
CR[EOI]	mov-to-CR-EOI	none	SC Section 5.8.3.4, "End of External Interrupt Register (EOI – CR67)" on page 2:124
CR[IFA]	mov-to-CR-IFA	itc.i, itc.d, itr.i, itr.d	implied
		mov-from-CR-IFA	data
CR[IFS]	mov-to-CR-IFS	mov-from-CR-IFS	data
		rfi	implied
	cover	rfi, mov-from-CR-IFS	implied
CR[IHA]	mov-to-CR-IHA	mov-from-CR-IHA	data
CR[IIB%], % in 0 - 1	mov-to-CR-IIB	mov-from-CR-IIB	data
CR[IIM]	mov-to-CR-IIM	mov-from-CR-IIM	data
CR[IIP]	mov-to-CR-IIP	mov-from-CR-IIP	data
		rfi	implied
CR[IIPA]	mov-to-CR-IIPA	mov-from-CR-IIPA	data
CR[IPSR]	mov-to-CR-IPSR	mov-from-CR-IPSR	data
		rfi	implied
CR[IRR%], % in 0 - 3	mov-from-CR-IVR	mov-from-CR-IRR ¹	data
CR[ISR]	mov-to-CR-ISR	mov-from-CR-ISR	data
CR[ITIR]	mov-to-CR-ITIR	mov-from-CR-ITIR	data
		itc.i, itc.d, itr.i, itr.d	implied
CR[ITM]	mov-to-CR-ITM	mov-from-CR-ITM	data
CR[ITO]	mov-to-CR-ITO	mov-from-AR-ITC, mov-from-CR-ITO	data
CR[ITV]	mov-to-CR-ITV	mov-from-CR-ITV	data
CR[IVA]	mov-to-CR-IVA	mov-from-CR-IVA	instr
CR[IVR]	none	mov-from-CR-IVR	SC Section 5.8.3.2, "External Interrupt Vector Register (IVR – CR65)" on page 2:123
CR[LID]	mov-to-CR-LID	mov-from-CR-LID	SC Section 5.8.3.1, "Local ID (LID – CR64)" on page 2:122
CR[LRR%], % in 0 - 1	mov-to-CR-LRR ¹	mov-from-CR-LRR ¹	data
CR[PMV]	mov-to-CR-PMV	mov-from-CR-PMV	data
CR[PTA]	mov-to-CR-PTA	mov-from-CR-PTA, mem-readers, mem-writers, non-access, thash	data

Resource Name	Writers	Readers	Semantics of Dependency
CR[TPR]	mov-to-CR-TPR	mov-from-CR-TPR, mov-from-CR-IVR	data
		mov-to-PSR-I ¹⁷ , ssm ¹⁷	SC Section 5.8.3.3, "Task Priority Register (TPR – CR66)" on page 2:123
		rfi	implied
CR%, % in 3, 5-7, 10-15, 18, 28-63, 75-79, 82-127	none	mov-from-CR-rv ¹	none
DBR#	mov-to-IND-DBR ³	mov-from-IND-DBR ³	impliedF
		probe-all, lfetch-all, mem-readers, mem-writers	data
DTC	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d,	mem-readers, mem-writers,	data
	itc.i, itc.d, itr.i, itr.d	non-access	L
	itc.i, itc.d, itr.i, itr.d	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d	impliedF
	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d	none
		itc.i, itc.d, itr.i, itr.d	impliedF
DTC_LIMIT*	ptc.g, ptc.ga	ptc.g, ptc.ga	impliedF
DTR	itr.d	mem-readers, mem-writers, non-access	data
		ptc.g, ptc.ga, ptc.l, ptr.d, itr.d	impliedF
	ptr.d	mem-readers, mem-writers, non-access	data
		ptc.g, ptc.ga, ptc.l, ptr.d	none
		itr.d, itc.d	impliedF
FR%, % in 0 - 1	none	fr-readers ¹	none
FR%,	fr-writers ¹ \ldf-c ¹ \ldfp-c ¹	fr-readers ¹	impliedF
% in 2 - 127	ldf-c ¹ , ldfp-c ¹	fr-readers ¹	none
GR0	none	gr-readers ¹	none
GR%,	ld-c ^{1,13}	gr-readers ¹	none
% in 1 - 127	gr-writers ¹ \ld-c ^{1,13}	gr-readers ¹	impliedF
IBR#	mov-to-IND-IBR ³	mov-from-IND-IBR ³	impliedF
InService*	mov-to-CR-EOI	mov-from-CR-IVR	data
	mov-from-CR-IVR	mov-from-CR-IVR	impliedF
	mov-to-CR-EOI	mov-to-CR-EOI	impliedF
IP	all	all	none
ITC	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d	epc, vmsw	instr
		itc.i, itc.d, itr.i, itr.d	impliedF
		ptr.i, ptr.d, ptc.e, ptc.g, ptc.ga, ptc.l	none
	itc.i, itc.d, itr.i, itr.d	epc, vmsw	instr
		itc.d, itc.i, itr.d, itr.i, ptr.d, ptr.i, ptc.g, ptc.ga, ptc.l	impliedF
ITC_LIMIT*	ptc.g, ptc.ga	ptc.g, ptc.ga	impliedF

Resource Name	Writers	Readers	Semantics of Dependency
ITR	itr.i	itr.i, itc.i, ptc.g, ptc.ga, ptc.l, ptr.i	impliedF
		epc, vmsw	instr
	ptr.i	itc.i, itr.i	impliedF
		ptc.g, ptc.ga, ptc.l, ptr.i	none
		epc, vmsw	instr
memory	mem-writers	mem-readers	none
PKR#	mov-to-IND-PKR ³	mem-readers, mem-writers, mov-from-IND-PKR ⁴ , probe-all	data
		mov-to-IND-PKR ⁴	none
		mov-from-IND-PKR ³	impliedF
		mov-to-IND-PKR ³	impliedF
PMC#	mov-to-IND-PMC ³	mov-from-IND-PMC ³	impliedF
		mov-from-IND-PMD ³	SC Section 7.2.1, "Generic Performance Counter Registers" for PMC[0].fr on page 2:156
PMD#	mov-to-IND-PMD ³	mov-from-IND-PMD ³	impliedF
PR0	pr-writers ¹	pr-readers-br ¹ , pr-readers-nobr-nomovpr ¹ , mov-from-PR ¹² , mov-to-PR ¹²	none
PR%, % in 1 - 15	pr-writers ¹ , mov-to-PR-allreg ⁷	pr-readers-nobr-nomovpr ¹ , mov-from-PR, mov-to-PR ¹²	impliedF
	pr-writers-fp ¹	pr-readers-br ¹	impliedF
	pr-writers-int ¹ , mov-to-PR-allreg ⁷	pr-readers-br ¹	none
PR%, % in 16 - 62	pr-writers ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	pr-readers-nobr-nomovpr ¹ , mov-from-PR, mov-to-PR ¹²	impliedF
	pr-writers-fp ¹	pr-readers-br ¹	impliedF
	pr-writers-int ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	pr-readers-br ¹	none
PR63	mod-sched-brs, pr-writers ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	pr-readers-nobr-nomovpr ¹ , mov-from-PR, mov-to-PR ¹²	impliedF
	pr-writers-fp ¹ , mod-sched-brs	pr-readers-br ¹	impliedF
	pr-writers-int ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	pr-readers-br ¹	none

 Table 5-2.
 RAW Dependencies Organized by Resource (Continued)

Resource Name	Writers	Readers	Semantics o Dependency
PSR.ac	user-mask-writers-partial ⁷ , mov-to-PSR-um	mem-readers, mem-writers	implied
	sys-mask-writers-partial ⁷ , mov-to-PSR-I	mem-readers, mem-writers	data
	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I	mov-from-PSR, mov-from-PSR-um	impliedF
	rfi	mem-readers, mem-writers, mov-from-PSR, mov-from-PSR-um	impliedF
PSR.be	user-mask-writers-partial ⁷ , mov-to-PSR-um	mem-readers, mem-writers	implied
	sys-mask-writers-partial ⁷ , mov-to-PSR-I	mem-readers, mem-writers	data
	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I	mov-from-PSR, mov-from-PSR-um	impliedF
	rfi	mem-readers, mem-writers, mov-from-PSR, mov-from-PSR-um	impliedF
PSR.bn	bsw, rfi	gr-readers ¹⁰ , gr-writers ¹⁰	impliedF
PSR.cpl	epc, br.ret	priv-ops, br.call, brl.call, epc, mov-from-AR-ITC, mov-from-AR-RUC, mov-to-AR-ITC, mov-to-AR-RSC, mov-to-AR-RUC, mov-to-AR-K, mov-from-IND-PMD, probe-all, mem-readers, mem-writers, lfetch-all	implied
	rfi	priv-ops, br.call, brl.call, epc, mov-from-AR-ITC, mov-from-AR-RUC, mov-to-AR-ITC, mov-to-AR-RSC, mov-to-AR-RUC, mov-to-AR-K, mov-from-IND-PMD, probe-all, mem-readers, mem-writers, lfetch-all	impliedF
PSR.da	rfi	mem-readers, lfetch-all, mem-writers, probe-fault	impliedF
PSR.db	mov-to-PSR-I	Ifetch-all, mem-readers, mem-writers, probe-fault mov-from-PSR Ifetch-all, mem-readers, mem-writers,	data impliedF impliedF
PSR.dd	rfi	mem-writers, mov-from-PSR, probe-fault lfetch-all, mem-readers, probe-fault, mem-writers	impliedF

 Table 5-2.
 RAW Dependencies Organized by Resource (Continued)

Resource Name	Writers	Readers	Semantics of Dependency
PSR.dfh	sys-mask-writers-partial ⁷ ,	fr-readers ⁸ , fr-writers ⁸	data
	mov-to-PSR-I	mov-from-PSR	impliedF
	rfi	fr-readers ⁸ , fr-writers ⁸ , mov-from-PSR	impliedF
PSR.dfl	sys-mask-writers-partial ⁷ ,	fr-writers ⁸ , fr-readers ⁸	data
	mov-to-PSR-I	mov-from-PSR	impliedF
	rfi	fr-writers ⁸ , fr-readers ⁸ , mov-from-PSR	impliedF
PSR.di	sys-mask-writers-partial ⁷ ,	br.ia	data
	mov-to-PSR-I	mov-from-PSR	impliedF
	rfi	br.ia, mov-from-PSR	impliedF
PSR.dt	sys-mask-writers-partial ⁷ , mov-to-PSR-I	mem-readers, mem-writers, non-access	data
		mov-from-PSR	impliedF
	rfi	mem-readers, mem-writers, non-access, mov-from-PSR	impliedF
PSR.ed	rfi	lfetch-all,	impliedF
		mem-readers-spec	
PSR.i	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	mov-from-PSR	impliedF
PSR.ia	rfi	all	none
PSR.ic	sys-mask-writers-partial ⁷ , mov-to-PSR-I	mov-from-PSR	impliedF
		cover, itc.i, itc.d, itr.i, itr.d, mov-from-interruption-CR, mov-to-interruption-CR	data
	rfi	mov-from-PSR, cover, itc.i, itc.d, itr.i, itr.d, mov-from-interruption-CR, mov-to-interruption-CR	impliedF
PSR.id	rfi	all	none
PSR.is	br.ia, rfi	none	none
PSR.it	rfi	branches, mov-from-PSR, chk, epc, fchkf, vmsw	impliedF
PSR.lp	mov-to-PSR-I	mov-from-PSR	impliedF
		br.ret	data
	rfi	mov-from-PSR, br.ret	impliedF
PSR.mc	rfi	mov-from-PSR	impliedF
PSR.mfh	fr-writers ⁹ , user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	mov-from-PSR-um, mov-from-PSR	impliedF
PSR.mfl	fr-writers ⁹ , user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	mov-from-PSR-um, mov-from-PSR	impliedF

Table 5-2.	RAW Dependencies	Organized by	Resource	(Continued)
	in the bopontal on the boo			(

Resource Name	Writers	Readers	Semantics of Dependency
PSR.pk	sys-mask-writers-partial ⁷ , mov-to-PSR-I	lfetch-all, mem-readers, mem-writers, probe-all	data
		mov-from-PSR	impliedF
	rfi	lfetch-all, mem-readers, mem-writers, mov-from-PSR, probe-all	impliedF
PSR.pp	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	mov-from-PSR	impliedF
PSR.ri	rfi	all	none
PSR.rt	mov-to-PSR-I	mov-from-PSR	impliedF
		alloc, flushrs, loadrs	data
	rfi	mov-from-PSR, alloc, flushrs, loadrs	impliedF
PSR.si	sys-mask-writers-partial ⁷ ,	mov-from-PSR	impliedF
	mov-to-PSR-I	mov-from-AR-ITC, mov-from-AR-RUC	data
	rfi	mov-from-AR-ITC, mov-from-AR-RUC, mov-from-PSR	impliedF
PSR.sp	sys-mask-writers-partial ⁷ ,	mov-from-PSR	impliedF
	mov-to-PSR-I	mov-from-IND-PMD,	data
		mov-to-PSR-um, rum, sum	
	rfi	mov-from-IND-PMD, mov-from-PSR, mov-to-PSR-um, rum, sum	impliedF
PSR.ss	rfi	all	impliedF
PSR.tb	mov-to-PSR-I	branches, chk, fchkf	data
		mov-from-PSR	impliedF
	rfi	branches, chk, fchkf, mov-from-PSR	impliedF
PSR.up	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	mov-from-PSR-um, mov-from-PSR	impliedF
PSR.vm	vmsw	mem-readers, mem-writers, mov-from-AR-ITC, mov-from-AR-RUC, mov-from-IND-CPUID, mov-to-AR-ITC, mov-to-AR-RUC, priv-ops\vmsw, cover, thash, ttag	implied
	rfi	mem-readers, mem-writers, mov-from-AR-ITC, mov-from-AR-RUC, mov-from-IND-CPUID, mov-to-AR-ITC, mov-to-AR-RUC, priv-ops\vmsw, cover, thash, ttag	impliedF
RR#	mov-to-IND-RR ⁶	mem-readers , mem-writers , itc.i, itc.d, itr.i, itr.d, non-access , ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, thash, ttag	data
		mov-from-IND-RR ⁶	impliedF
RSE	rse-writers ¹⁴	rse-readers ¹⁴	impliedF

5.3.3 WAW Dependency Table

General rules specific to the WAW table:

- All resources require at most an instruction group break to provide sequential behavior.
- Some resources require no instruction group break to provide sequential behavior.
- There are a few special cases that are described in greater detail elsewhere in the manual and are indicated with an SC (special case) result.
- Each sub-row of writers represents a group of instructions that when taken in pairs in any combination has the dependency result indicated. If the column is split in sub-columns, then the dependency semantics apply to any pair of instructions where one is chosen from left sub-column and one is chosen from the right sub-column.

Resource Name	Writers		Semantics of Dependency
ALAT	mem-readers-alat, mem-writers, chk.a.clr, invala-all		none
AR[BSP]	br.call, brl.call, br.ret, cover,	mov-to-AR-BSPSTORE, rfi	impliedF
AR[BSPSTORE]	alloc, loadrs, flushrs, m	ov-to-AR-BSPSTORE	impliedF
AR[CCV]	mov-to-/	mov-to-AR-CCV	
AR[CFLG]	mov-to-A	mov-to-AR-CFLG	
AR[CSD]	ld16, mov-t	o-AR-CSD	impliedF
AR[EC]	br.ret, mod-sched-k	ors, mov-to-AR-EC	impliedF
AR[EFLAG]	mov-to-AR-EFLAG		impliedF
AR[FCR]	mov-to-AR-FCR		impliedF
AR[FDR]	mov-to-AR-FDR		impliedF
AR[FIR]	mov-to-AR-FIR		impliedF
AR[FPSR].sf0.controls	mov-to-AR-FPSR, fsetc.s0		impliedF
AR[FPSR].sf1.controls	mov-to-AR-FPSR, fsetc.s1		impliedF
AR[FPSR].sf2.controls	mov-to-AR-FPSR, fsetc.s2		impliedF
AR[FPSR].sf3.controls	mov-to-AR-FPSR, fsetc.s3		impliedF
AR[FPSR].sf0.flags	fp-arith-s0, fcmp-s0, fpcmp-s0		none
	fclrf.s0, fcmp-s0 , fp-arith-s0 , fpcmp-s0 , mov-to-AR-FPSR	fclrf.s0, mov-to-AR-FPSR	impliedF
AR[FPSR].sf1.flags	fp-arith-s1, fcmp-s1, fpcmp-s1		none
	fclrf.s1, fcmp-s1, fp-arith-s1, fpcmp-s1, mov-to-AR-FPSR	fclrf.s1, mov-to-AR-FPSR	impliedF
AR[FPSR].sf2.flags	fp-arith-s2, fcmp-s2, fpcmp-s2		none
	fclrf.s2, fcmp-s2, fp-arith-s2, fpcmp-s2, mov-to-AR-FPSR	fclrf.s2, mov-to-AR-FPSR	impliedF
AR[FPSR].sf3.flags	fp-arith-s3, fcmp-s3, fpcmp-s3		none
	fclrf.s3, fcmp-s3, fp-arith-s3, fpcmp-s3, mov-to-AR-FPSR	fclrf.s3, mov-to-AR-FPSR	impliedF
AR[FPSR].rv	mov-to-AR-FPSR		impliedF
AR[FPSR].traps	mov-to-AR-FPSR		impliedF
AR[FSR]	mov-to-AR-FSR		impliedF
AR[ITC]	mov-to-AR-ITC		impliedF

Table 5-3. WAW Dependencies Organized by Resource

Resource Name	Writers	Semantics of Dependency
AR[K%], % in 0 - 7	mov-to-AR-K ¹	impliedF
AR[LC]	mod-sched-brs-counted, mov-to-AR-LC	impliedF
AR[PFS]	br.call, brl.call	none
	br.call, brl.call mov-to-AR-PFS	impliedF
AR[RNAT]	alloc, flushrs, loadrs, mov-to-AR-RNAT, mov-to-AR-BSPSTORE	impliedF
AR[RSC]	mov-to-AR-RSC	impliedF
AR[RUC]	mov-to-AR-RUC	impliedF
AR[SSD]	mov-to-AR-SSD	impliedF
AR[UNAT]{%}, % in 0 - 63	mov-to-AR-UNAT, st8.spill	impliedF
AR%, % in 8-15, 20, 22-23, 31, 33-35, 37-39, 41-43, 46-47, 67-111	none	none
AR%, % in 48 - 63, 112-127	mov-to-AR-ig ¹	impliedF
BR%,	br.call ¹ , brl.call ¹ mov-to-BR ¹	impliedF
% in 0 - 7	mov-to-BR ¹	impliedF
	br.call ¹ , brl.call ¹	none
CFM	mod-sched-brs, br.call, brl.call, br.ret, alloc, clrrrb, cover, rfi	impliedF
CPUID#	none	none
CR[CMCV]	mov-to-CR-CMCV	impliedF
CR[DCR]	mov-to-CR-DCR	impliedF
CR[EOI]	mov-to-CR-EOI	SC Section 5.8.3.4, "End of External Interrupt Register (EOI – CR67)" on page 2:124
CR[IFA]	mov-to-CR-IFA	impliedF
CR[IFS]	mov-to-CR-IFS, cover	impliedF
CR[IHA]	mov-to-CR-IHA	impliedF
CR[IIB%],	mov-to-CR-IIB	impliedF
% in 0 - 1		
CR[IIM]	mov-to-CR-IIM	impliedF
CR[IIP]	mov-to-CR-IIP	impliedF
CR[IIPA]	mov-to-CR-IIPA	impliedF
CR[IPSR]	mov-to-CR-IPSR	impliedF
CR[IRR%],	mov-from-CR-IVR	impliedF
% in 0 - 3		
CR[ISR]	mov-to-CR-ISR	impliedF
CR[ITIR]	mov-to-CR-ITIR	impliedF
CR[ITM]	mov-to-CR-ITM	impliedF
CR[ITO]	mov-to-CR-ITO	impliedF

Resource Name	Writers		Semantics of Dependency
CR[ITV]	mov-to-CF	R-ITV	impliedF
CR[IVA]	mov-to-CF	R-IVA	impliedF
CR[IVR]	none		SC
CR[LID]	mov-to-CR	R-LID	SC
CR[LRR%], % in 0 - 1	mov-to-CR-LRR ¹		impliedF
CR[PMV]	mov-to-CR	-PMV	impliedF
CR[PTA]	mov-to-CR	-PTA	impliedF
CR[TPR]	mov-to-CR	-TPR	impliedF
CR%, % in 3, 5-7, 10-15, 18, 28-63, 75-79, 82-127	none		none
DBR#	mov-to-IND-DBR ³		impliedF
DTC	ptc.e, ptc.g, ptc.ga, p	otc.l, ptr.i, ptr.d	none
	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d	itc.i, itc.d, itr.i, itr.d	impliedF
DTC_LIMIT*	ptc.g, ptc.ga		impliedF
DTR	itr.d		impliedF
	itr.d	ptr.d	impliedF
	ptr.d		none
FR%, % in 0 - 1	none		none
FR%, % in 2 - 127	fr-writers ¹ , ldf-c ¹ , ldfp-c ¹		impliedF
GR0	none		none
GR%, % in 1 - 127	ld-c ¹ , gr-writers ¹		impliedF
IBR#	mov-to-IND	-IBR ³	impliedF
InService*	mov-to-CR-EOI, mov-from-CR-IVR		SC
IP	all		none
ITC	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d		none
	ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d	itc.i, itc.d, itr.i, itr.d	impliedF
ITR	itr.i	itr.i, ptr.i	impliedF
	ptr.i		none
memory	mem-writers		none
PKR#	mov-to-IND-PKR ³	mov-to-IND-PKR ⁴	none
	mov-to-IND-PKR ³		impliedF
PMC#	mov-to-IND-PMC ³		impliedF
PMD#	mov-to-IND-PMD ³		impliedF
PR0	pr-writers ¹		none

Resource Name	Writers		Semantics of Dependency
PR%,	pr-and-	writers ¹	none
% in 1 - 15	pr-or-w	/riters ¹	none
	pr-unc-writers-fp ¹ , pr-unc-writers-int ¹ , pr-norm-writers-fp ¹ , pr-norm-writers-int ¹ , pr-and-writers ¹ , mov-to-PR-allreg ⁷	pr-unc-writers-fp ¹ , pr-unc-writers-int ¹ , pr-norm-writers-fp ¹ , pr-norm-writers-int ¹ , pr-or-writers ¹ , mov-to-PR-allreg ⁷	impliedF
PR%,	pr-and-writers ¹		none
% in 16 - 62	pr-or-w		none
	pr-unc-writers-fp ¹ , pr-unc-writers-int ¹ , pr-norm-writers-fp ¹ , pr-norm-writers-int ¹ , pr-and-writers ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	pr-unc-writers-fp ¹ , pr-unc-writers-int ¹ , pr-norm-writers-fp ¹ , pr-norm-writers-int ¹ , pr-or-writers ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	impliedF
PR63	pr-and-	writers ¹	none
	pr-or-w		none
	mod-sched-brs, pr-unc-writers-fp ¹ , pr-unc-writers-int ¹ , pr-norm-writers-fp ¹ , pr-norm-writers-int ¹ , pr-and-writers ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	mod-sched-brs, pr-unc-writers-fp ¹ , pr-unc-writers-int ¹ , pr-norm-writers-fp ¹ , pr-norm-writers-int ¹ , pr-or-writers ¹ , mov-to-PR-allreg ⁷ , mov-to-PR-rotreg	impliedF
PSR.ac	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.be	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.bn	bsw	<i>ı</i> , rfi	impliedF
PSR.cpl	epc, bi	r.ret, rfi	impliedF
PSR.da	r	fi	impliedF
PSR.db	mov-to-l	PSR-I, rfi	impliedF
PSR.dd	r	fi	impliedF
PSR.dfh	sys-mask-writers-par		impliedF
PSR.dfl	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.di	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.dt	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.ed	rfi		impliedF
PSR.i	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.ia	rfi		impliedF
PSR.ic	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.id	rfi		impliedF
PSR.is	br.ia, rfi		impliedF
PSR.it	rfi		impliedF
PSR.lp	mov-to-PSR-I, rfi		impliedF
PSR.mc	rfi		impliedF

Resource Name	Writers		Semantics of Dependency
PSR.mfh	fr-writers ⁹		none
	user-mask-writers-partial ⁷ , mov-to-PSR-um, fr-writers ⁹ , sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	impliedF
PSR.mfl	fr-wr	iters ⁹	none
	user-mask-writers-partial ⁷ , mov-to-PSR-um, fr-writers ⁹ , sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi	impliedF
PSR.pk	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.pp	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.ri	rfi		impliedF
PSR.rt	mov-to-PSR-I, rfi		impliedF
PSR.si	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.sp	sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.ss	rfi		impliedF
PSR.tb	mov-to-PSR-I, rfi		impliedF
PSR.up	user-mask-writers-partial ⁷ , mov-to-PSR-um, sys-mask-writers-partial ⁷ , mov-to-PSR-I, rfi		impliedF
PSR.vm	rfi, vmsw		impliedF
RR#	mov-to-IND-RR ⁶		impliedF
RSE	rse-writers ¹⁴		impliedF

5.3.4 WAR Dependency Table

A general rule specific to the WAR table:

1. WAR dependencies are always allowed within instruction groups except for the entry in Table 5-4 below. The readers and subsequent writers specified must be separated by a stop in order to have defined behavior.

Table 5-4. WAR Dependencies Organized by Resource

Resource Name	Readers	Writers	Semantics of Dependency
PR63	pr-readers-br ¹	mod-sched-brs	stop

5.3.5 Listing of Rules Referenced in Dependency Tables

The following rules restrict the specific instances in which some of the instructions in the tables cause a dependency and must be applied where referenced to correctly interpret those entries. Rules only apply to the instance of the instruction class, or instruction mnemonic prefix where the rule is referenced as a superscript. If the rule is referenced in Table 5-5 where instruction classes are defined, then it applies to all instances of the instruction class.

Rule 1. These instructions only write a register when that register's number is explicitly encoded as a target of the instruction and is only read when it is encoded as a source of the instruction (or encoded as its PR[qp]).
- Rule 2. These instructions only read CFM when they access a rotating GR, FR, or PR. **mov-to-PR** and **mov-from-PR** only access CFM when their qualifying predicate is in the rotating region.
- Rule 3. These instructions use a general register value to determine the specific indirect register accessed. These instructions only access the register resource specified by the value in bits {7:0} of the dynamic value of the index register.
- Rule 4. These instructions only read the given resource when bits {7:0} of the indirect index register value *does not* match the register number of the resource.
- Rule 5. All rules are implementation specific.
- Rule 6. There is a dependency only when both the index specified by the reader and the index specified by the writer have the same value in bits {63:61}.
- Rule 7. These instructions access the specified resource only when the corresponding mask bit is set.
- Rule 8. PSR.dfh is only read when these instructions reference FR32-127. PSR.dfl is only read when these instructions reference FR2-31.
- Rule 9. PSR.mfl is only written when these instructions write FR2-31. PSR.mfh is only written when these instructions write FR32-127.
- Rule 10.The PSR.bn bit is only accessed when one of GR16-31 is specified in the instruction.
- Rule 11.The target predicates are written independently of PR[qp], but source registers are only read if PR[qp] is true.
- Rule 12. This instruction only reads the specified predicate register when that register is the PR[qp].
- Rule 13. This reference to ld-c only applies to the GR whose value is loaded with data returned from memory, not the post-incremented address register. Thus, a stop is still required between a post-incrementing ld-c and a consumer that reads the post-incremented GR.
- Rule 14.The RSE resource includes implementation-specific internal state. At least one (and possibly more) of these resources are read by each instruction listed in the **rse-readers** class. At least one (and possibly more) of these resources are written by each instruction listed in the **rse-writers** class. To determine exactly which instructions read or write each individual resource, see the corresponding instruction pages.
- Rule 15.This class represents all instructions marked as Reserved if PR[qp] is 1 B-type instructions as described in "Format Summary" on page 3:294.
- Rule 16.This class represents all instructions marked as Reserved if PR[qp] is 1 instructions as described in "Format Summary" on page 3:294.
- Rule 17.CR[TPR] has a RAW dependency only between **mov-to-CR-TPR** and **mov-to-PSR-I** or ssm instructions that set PSR.i, PSR.pp or PSR.up.

5.4 Support Tables

Table 5-5.Instruction Classes

Class	Events/Instructions
all	predicatable-instructions, unpredicatable-instructions
branches	indirect-brs, ip-rel-brs
cfm-readers	fr-readers, fr-writers, gr-readers, gr-writers, mod-sched-brs, predicatable-instructions, pr-writers, alloc, br.call, brl.call, br.ret, cover, loadrs, rfi, chk-a, invala.e
chk-a	chk.a.clr, chk.a.nc
cmpxchg	cmpxchg1, cmpxchg2, cmpxchg4, cmpxchg8, cmp8xchg16
CZX	czx1, czx2
fcmp-s0	fcmp[Field(sf)==s0]
fcmp-s1	fcmp[Field(sf)==s1]
fcmp-s2	fcmp[Field(sf)==s2]
fcmp-s3	fcmp[Field(sf)==s3]
fetchadd	fetchadd4, fetchadd8
fp-arith	fadd, famax, famin, fcvt.fx, fcvt.fxu, fcvt.xuf, fma, fmax, fmin, fmpy, fms, fnma, fnmpy, fnorm, fpamax, fpamin, fpcvt.fx, fpcvt.fxu, fpma, fpmax, fpmin, fpmpy, fpms, fpnma, fpnmpy, fprcpa, fprsqrta, frcpa, frsqrta, fsub
fp-arith-s0	fp-arith [Field(sf)==s0]
fp-arith-s1	fp-arith[Field(sf)==s1]
fp-arith-s2	fp-arith[Field(sf)==s2]
fp-arith-s3	fp-arith[Field(sf)==s3]
fp-non-arith	fabs, fand, fandcm, fclass, fcvt.xf, fmerge, fmix, fneg, fnegabs, for, fpabs, fpmerge, fpack, fpneg, fpnegabs, fselect, fswap, fsxt, fxor, xma, xmpy
fpcmp-s0	fpcmp[Field(sf)==s0]
fpcmp-s1	fpcmp[Field(sf)==s1]
fpcmp-s2	fpcmp[Field(sf)==s2]
fpcmp-s3	fpcmp[Field(sf)==s3]
fr-readers	fp-arith, fp-non-arith, mem-writers-fp, pr-writers-fp, chk.s[Format in {M21}], getf
fr-writers	fp-arith, fp-non-arith\fclass, mem-readers-fp, setf
gr-readers	gr-readers-writers, mem-readers, mem-writers, chk.s, cmp, cmp4, fc, itc.i, itc.d, itr.i, itr.d, mov-to-AR-gr, mov-to-BR, mov-to-CR, mov-to-IND, mov-from-IND, mov-to-PR-allreg, mov-to-PSR-I, mov-to-PSR-um, probe-all, ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, setf, tbit, tnat
gr-readers-writers	mov-from-IND, add, addl, addp4, adds, and, andcm, clz, czx, dep\dep[Format in {I13}], extr, mem-readers-int, Id-all-postinc, Ifetch-postinc, mix, mux, or, pack, padd, pavg, pavgsub, pcmp, pmax, pmin, pmpy, pmpyshr, popcnt, probe-regular, psad, pshl, pshladd, pshr, pshradd, psub, shl, shladd, shladdp4, shr, shrp, st-postinc, sub, sxt, tak, thash, tpa, ttag, unpack, xor, zxt
gr-writers	alloc, dep, getf, gr-readers-writers, mem-readers-int, mov-from-AR, mov-from-BR, mov-from-CR, mov-from-PR, mov-from-PSR, mov-from-PSR-um, mov-ip, movi
indirect-brp	brp[Format in {B7}]
indirect-brs	br.call[Format in {B5}], br.cond[Format in {B4}], br.ia, br.ret
invala-all	invala[Format in {M24}], invala.e
ip-rel-brs	mod-sched-brs, br.call[Format in {B3}], brl.call, brl.cond, br.cond[Format in {B1}], br.cloop
ld	ld1, ld2, ld4, ld8, ld8.fill, ld16
ld-a	ld1.a, ld2.a, ld4.a, ld8.a

Class	Events/Instructions
Id-all-postinc	Id[Format in {M2 M3}], Idfp[Format in {M12}], Idf[Format in {M7 M8}]
ld-c	ld-c-nc, ld-c-clr
ld-c-clr	ld1.c.clr, ld2.c.clr, ld4.c.clr, ld8.c.clr, ld-c-clr-acq
ld-c-clr-acq	ld1.c.clr.acq, ld2.c.clr.acq, ld4.c.clr.acq, ld8.c.clr.acq
ld-c-nc	ld1.c.nc, ld2.c.nc, ld4.c.nc, ld8.c.nc
ld-s	ld1.s, ld2.s, ld4.s, ld8.s
ld-sa	ld1.sa, ld2.sa, ld4.sa, ld8.sa
ldf	ldfs, ldfd, ldfe, ldf8, ldf.fill
ldf-a	ldfs.a, ldfd.a, ldfe.a, ldf8.a
ldf-c	ldf-c-nc, ldf-c-clr
ldf-c-clr	ldfs.c.clr, ldfd.c.clr, ldfe.c.clr, ldf8.c.clr
ldf-c-nc	ldfs.c.nc, ldfd.c.nc, ldfe.c.nc, ldf8.c.nc
ldf-s	ldfs.s, ldfd.s, ldfe.s, ldf8.s
ldf-sa	ldfs.sa, ldfd.sa, ldfe.sa, ldf8.sa
ldfp	ldfps, ldfpd, ldfp8
ldfp-a	ldfps.a, ldfpd.a, ldfp8.a
ldfp-c	Idfp-c-nc, Idfp-c-cir
ldfp-c-clr	ldfps.c.clr, ldfpd.c.clr, ldfp8.c.clr
ldfp-c-nc	ldfps.c.nc, ldfpd.c.nc, ldfp8.c.nc
ldfp-s	ldfps.s, ldfpd.s, ldfp8.s
ldfp-sa	ldfps.sa, ldfpd.sa, ldfp8.sa
Ifetch-all	lfetch
lfetch-fault	Ifetch[Field(Iftype)==fault]
lfetch-nofault	lfetch[Field(Iftype)==]
lfetch-postinc	Ifetch[Format in {M20 M22}]
mem-readers	mem-readers-fp, mem-readers-int
mem-readers-alat	ld-a, ldf-a, ldfp-a, ld-sa, ldf-sa, ldfp-sa, ld-c, ldf-c, ldfp-c
mem-readers-fp	ldf, ldfp
mem-readers-int	cmpxchg, fetchadd, xchg, ld
mem-readers-spec	ld-s, ld-sa, ldf-s, ldf-sa, ldfp-s, ldfp-sa
mem-writers	mem-writers-fp, mem-writers-int
mem-writers-fp	stf
mem-writers-int	cmpxchg, fetchadd, xchg, st
mix	mix1, mix2, mix4
mod-sched-brs	br.cexit, br.ctop, br.wexit, br.wtop
mod-sched-brs-counted	br.cexit, br.cloop, br.ctop
mov-from-AR	mov-from-AR-M, mov-from-AR-I, mov-from-AR-IM
mov-from-AR-BSP	mov-from-AR-M[Field(ar3) == BSP]
mov-from-AR-BSPSTORE	mov-from-AR-M[Field(ar3) == BSPSTORE]
mov-from-AR-CCV	mov-from-AR-M[Field(ar3) == CCV]
mov-from-AR-CFLG	mov-from-AR-M[Field(ar3) == CFLG]
mov-from-AR-CSD	mov-from-AR-M[Field(ar3) == CSD]
mov-from-AR-EC	mov-from-AR-I[Field(ar3) == EC]
mov-from-AR-EFLAG	mov-from-AR-M[Field(ar3) == EFLAG]
mov-from-AR-FCR	mov-from-AR-M[Field(ar3) == FCR]
L	

Class	Events/Instructions
mov-from-AR-FDR	mov-from-AR-M[Field(ar3) == FDR]
mov-from-AR-FIR	mov-from-AR-M[Field(ar3) == FIR]
mov-from-AR-FPSR	mov-from-AR-M[Field(ar3) == FPSR]
mov-from-AR-FSR	mov-from-AR-M[Field(ar3) == FSR]
mov-from-AR-I	mov_ar[Format in {I28}]
mov-from-AR-ig	mov-from-AR-IM[Field(ar3) in {48-63 112-127}]
mov-from-AR-IM	mov_ar[Format in {I28 M31}]
mov-from-AR-ITC	mov-from-AR-M[Field(ar3) == ITC]
mov-from-AR-K	mov-from-AR-M[Field(ar3) in {K0 K1 K2 K3 K4 K5 K6 K7}]
mov-from-AR-LC	mov-from-AR-I[Field(ar3) == LC]
mov-from-AR-M	mov_ar[Format in {M31}]
mov-from-AR-PFS	mov-from-AR-I[Field(ar3) == PFS]
mov-from-AR-RNAT	mov-from-AR-M[Field(ar3) == RNAT]
mov-from-AR-RSC	mov-from-AR-M[Field(ar3) == RSC]
mov-from-AR-RUC	mov-from-AR-M[Field(ar3) == RUC]
mov-from-AR-rv	none
mov-from-AR-SSD	mov-from-AR-M[Field(ar3) == SSD]
mov-from-AR-UNAT	mov-from-AR-M[Field(ar3) == UNAT]
mov-from-BR	mov_br[Format in {I22}]
mov-from-CR	mov_cr[Format in {M33}]
mov-from-CR-CMCV	mov-from-CR[Field(cr3) == CMCV]
mov-from-CR-DCR	mov-from-CR[Field(cr3) == DCR]
mov-from-CR-EOI	mov-from-CR[Field(cr3) == EOI]
mov-from-CR-IFA	mov-from-CR[Field(cr3) == IFA]
mov-from-CR-IFS	mov-from-CR[Field(cr3) == IFS]
mov-from-CR-IHA	mov-from-CR[Field(cr3) == IHA]
mov-from-CR-IIB	mov-from-CR[Field(cr3) in {IIB0 IIB1}]
mov-from-CR-IIM	mov-from-CR[Field(cr3) == IIM]
mov-from-CR-IIP	mov-from-CR[Field(cr3) == IIP]
mov-from-CR-IIPA	mov-from-CR[Field(cr3) == IIPA]
mov-from-CR-IPSR	mov-from-CR[Field(cr3) == IPSR]
mov-from-CR-IRR	mov-from-CR[Field(cr3) in {IRR0 IRR1 IRR2 IRR3}]
mov-from-CR-ISR	mov-from-CR[Field(cr3) == ISR]
mov-from-CR-ITIR	mov-from-CR[Field(cr3) == ITIR]
mov-from-CR-ITM	mov-from-CR[Field(cr3) == ITM]
mov-from-CR-ITO	mov-from-CR[Field(cr3) == ITO]
mov-from-CR-ITV	mov-from-CR[Field(cr3) == ITV]
mov-from-CR-IVA	mov-from-CR[Field(cr3) == IVA]
mov-from-CR-IVR	mov-from-CR[Field(cr3) == IVR]
mov-from-CR-LID	mov-from-CR[Field(cr3) == LID]
mov-from-CR-LRR	mov-from-CR[Field(cr3) in {LRR0 LRR1}]
mov-from-CR-PMV	mov-from-CR[Field(cr3) == PMV]
mov-from-CR-PTA	mov-from-CR[Field(cr3) == PTA]
mov-from-CR-rv	none

Table 5-5. Instruction	Classes	(Continued)
------------------------	---------	-------------

Class	Events/Instructions
mov-from-IND	mov_indirect[Format in {M43}]
mov-from-IND-CPUID	<pre>mov-from-IND[Field(ireg) == cpuid]</pre>
mov-from-IND-DBR	<pre>mov-from-IND[Field(ireg) == dbr]</pre>
mov-from-IND-IBR	mov-from-IND [Field(ireg) == ibr]
mov-from-IND-PKR	mov-from-IND [Field(ireg) == pkr]
mov-from-IND-PMC	<pre>mov-from-IND[Field(ireg) == pmc]</pre>
mov-from-IND-PMD	<pre>mov-from-IND[Field(ireg) == pmd]</pre>
mov-from-IND-priv	mov-from-IND[Field(ireg) in {dbr ibr pkr pmc rr}]
mov-from-IND-RR	mov-from-IND[Field(ireg) == rr]
mov-from-interruption-CR	mov-from-CR-ITIR, mov-from-CR-IFS, mov-from-CR-IIB, mov-from-CR-IIM, mov-from-CR-IIP, mov-from-CR-IPSR, mov-from-CR-ISR, mov-from-CR-IFA, mov-from-CR-IHA, mov-from-CR-IIPA
mov-from-PR	mov_pr[Format in {I25}]
mov-from-PSR	mov_psr[Format in {M36}]
mov-from-PSR-um	mov_um[Format in {M36}]
mov-ip	mov_ip[Format in {I25}]
mov-to-AR	mov-to-AR-M, mov-to-AR-I
mov-to-AR-BSP	<pre>mov-to-AR-M[Field(ar3) == BSP]</pre>
mov-to-AR-BSPSTORE	<pre>mov-to-AR-M[Field(ar3) == BSPSTORE]</pre>
mov-to-AR-CCV	mov-to-AR-M[Field(ar3) == CCV]
mov-to-AR-CFLG	<pre>mov-to-AR-M[Field(ar3) == CFLG]</pre>
mov-to-AR-CSD	mov-to-AR-M[Field(ar3) == CSD]
mov-to-AR-EC	<pre>mov-to-AR-I[Field(ar3) == EC]</pre>
mov-to-AR-EFLAG	<pre>mov-to-AR-M[Field(ar3) == EFLAG]</pre>
mov-to-AR-FCR	<pre>mov-to-AR-M[Field(ar3) == FCR]</pre>
mov-to-AR-FDR	<pre>mov-to-AR-M[Field(ar3) == FDR]</pre>
mov-to-AR-FIR	<pre>mov-to-AR-M[Field(ar3) == FIR]</pre>
mov-to-AR-FPSR	<pre>mov-to-AR-M[Field(ar3) == FPSR]</pre>
mov-to-AR-FSR	mov-to-AR-M[Field(ar3) == FSR]
mov-to-AR-gr	mov-to-AR-M[Format in {M29}], mov-to-AR-I[Format in {I26}]
mov-to-AR-I	mov_ar[Format in {I26 I27}]
mov-to-AR-ig	mov-to-AR-IM[Field(ar3) in {48-63 112-127}]
mov-to-AR-IM	mov_ar[Format in {I26 I27 M29 M30}]
mov-to-AR-ITC	<pre>mov-to-AR-M[Field(ar3) == ITC]</pre>
mov-to-AR-K	mov-to-AR-M[Field(ar3) in {K0 K1 K2 K3 K4 K5 K6 K7}]
mov-to-AR-LC	<pre>mov-to-AR-I[Field(ar3) == LC]</pre>
mov-to-AR-M	mov_ar[Format in {M29 M30}]
mov-to-AR-PFS	<pre>mov-to-AR-I[Field(ar3) == PFS]</pre>
mov-to-AR-RNAT	<pre>mov-to-AR-M[Field(ar3) == RNAT]</pre>
mov-to-AR-RSC	<pre>mov-to-AR-M[Field(ar3) == RSC]</pre>
mov-to-AR-RUC	mov-to-AR-M[Field(ar3) == RUC]
mov-to-AR-SSD	<pre>mov-to-AR-M[Field(ar3) == SSD]</pre>
mov-to-AR-UNAT	<pre>mov-to-AR-M[Field(ar3) == UNAT]</pre>
mov-to-BR	mov_br[Format in {I21}]
mov-to-CR	mov_cr[Format in {M32}]
mov-to-CR-CMCV	mov-to-CR[Field(cr3) == CMCV]

Class	Events/Instructions
mov-to-CR-DCR	mov-to-CR[Field(cr3) == DCR]
mov-to-CR-EOI	mov-to-CR[Field(cr3) == EOI]
mov-to-CR-IFA	mov-to-CR[Field(cr3) == IFA]
mov-to-CR-IFS	mov-to-CR[Field(cr3) == IFS]
mov-to-CR-IHA	mov-to-CR[Field(cr3) == IHA]
mov-to-CR-IIB	mov-to-CR[Field(cr3) in {IIB0 IIB1}]
mov-to-CR-IIM	mov-to-CR[Field(cr3) == IIM]
mov-to-CR-IIP	mov-to-CR[Field(cr3) == IIP]
mov-to-CR-IIPA	mov-to-CR[Field(cr3) == IIPA]
mov-to-CR-IPSR	mov-to-CR[Field(cr3) == IPSR]
mov-to-CR-IRR	mov-to-CR[Field(cr3) in {IRR0 IRR1 IRR2 IRR3}]
mov-to-CR-ISR	mov-to-CR[Field(cr3) == ISR]
mov-to-CR-ITIR	mov-to-CR[Field(cr3) == ITIR]
mov-to-CR-ITM	mov-to-CR[Field(cr3) == ITM]
mov-to-CR-ITO	mov-to-CR[Field(cr3) == ITO]
mov-to-CR-ITV	mov-to-CR[Field(cr3) == ITV]
mov-to-CR-IVA	mov-to-CR[Field(cr3) == IVA]
mov-to-CR-IVR	mov-to-CR[Field(cr3) == IVR]
mov-to-CR-LID	mov-to-CR[Field(cr3) == LID]
mov-to-CR-LRR	mov-to-CR[Field(cr3) in {LRR0 LRR1}]
mov-to-CR-PMV	mov-to-CR[Field(cr3) == PMV]
mov-to-CR-PTA	mov-to-CR[Field(cr3) == PTA]
mov-to-CR-TPR	mov-to-CR[Field(cr3) == TPR]
mov-to-IND	mov_indirect[Format in {M42}]
mov-to-IND-CPUID	mov-to-IND[Field(ireg) == cpuid]
mov-to-IND-DBR	mov-to-IND[Field(ireg) == dbr]
mov-to-IND-IBR	mov-to-IND[Field(ireg) == ibr]
mov-to-IND-PKR	mov-to-IND[Field(ireg) == pkr]
mov-to-IND-PMC	mov-to-IND[Field(ireg) == pmc]
mov-to-IND-PMD	mov-to-IND[Field(ireg) == pmd]
mov-to-IND-priv	mov-to-IND
mov-to-IND-RR	mov-to-IND[Field(ireg) == rr]
mov-to-interruption-CR	mov-to-CR-ITIR, mov-to-CR-IFS, mov-to-CR-IIB, mov-to-CR-IIM, mov-to-CR-IIP, mov-to-CR-IPSR, mov-to-CR-ISR, mov-to-CR-IFA, mov-to-CR-IHA, mov-to-CR-IIPA
mov-to-PR	mov-to-PR-allreg, mov-to-PR-rotreg
mov-to-PR-allreg	mov_pr[Format in {I23}]
mov-to-PR-rotreg	mov_pr[Format in {I24}]
mov-to-PSR-I	mov_psr[Format in {M35}]
mov-to-PSR-um	mov_um[Format in {M35}]
mux	mux1, mux2
non-access	fc, lfetch, probe-all , tpa, tak
none	-
pack	pack2, pack4
padd	padd1, padd2, padd4
pavg	pavg1, pavg2

Class	Events/Instructions
pavgsub	pavgsub1, pavgsub2
рстр	pcmp1, pcmp2, pcmp4
pmax	pmax1, pmax2
pmin	pmin1, pmin2
ртру	pmpy2
pmpyshr	pmpyshr2
pr-and-writers	<pre>pr-gen-writers-int[Field(ctype) in {and andcm}], pr-gen-writers-int[Field(ctype) in {or.andcm and.orcm}]</pre>
pr-gen-writers-fp	fclass, fcmp
pr-gen-writers-int	cmp, cmp4, tbit, tf, tnat
pr-norm-writers-fp	pr-gen-writers-fp[Field(ctype)==]
pr-norm-writers-int	pr-gen-writers-int[Field(ctype)==]
pr-or-writers	pr-gen-writers-int[Field(ctype) in {or orcm}], pr-gen-writers-int[Field(ctype) in {or.andcm and.orcm}]
pr-readers-br	br.call, br.cond, brl.call, brl.cond, br.ret, br.wexit, br.wtop, break.b, hint.b, nop.b, ReservedBQP
pr-readers-nobr-nomovpr	add, addl, addp4, adds, and, andcm, break.f, break.i, break.m, break.x, chk.s, chk-a, cmp, cmp4, cmpxchg, clz, czx, dep, extr, fp-arith, fp-non-arith, fc, fchkf, fclrf, fcmp, fetchadd, fpcmp, fsetc, fwb, getf, hint.f, hint.i, hint.m, hint.x, invala-all, itc.i, itc.d, itr.i, itr.d, ld, ldf, ldfp, lfetch-all, mf, mix, mov-from-AR-IM, mov-from-AR-IM, mov-from-AR-I, mov-to-AR-M, mov-to-AR-I, mov-to-AR-IM, mov-to-BR, mov-from-BR, mov-to-CR, mov-from-CR, mov-to-IND, mov-from-IND, mov-ip, mov-to-PSR-I, mov-to-PSR-um, mov-from-PSR, mov-from-PSR-um, movl, mux, nop.f, nop.i, nop.m, nop.x, or, pack, padd, pavg, pavgsub, pcmp, pmax, pmin, pmpy, pmpyshr, popcnt, probe-all, psad, pshl, pshladd, pshr, pshradd, psub, ptc.e, ptc.g, ptc.ga, ptc.l, ptr.d, ptr.i, ReservedQP, rsm, setf, shl, shladd, shladdp4, shr, shrp, srlz.i, srlz.d, ssm, st, stf, sub, sum, sxt, sync, tak, tbit, tf, thash, tnat, tpa, ttag, unpack, xchg, xma, xmpy, xor, zxt
pr-unc-writers-fp	pr-gen-writers-fp [Field(ctype)==unc] ¹¹ , fprcpa ¹¹ , fprsqrta ¹¹ , frcpa ¹¹ , frsqrta ¹¹
pr-unc-writers-int	pr-gen-writers-int[Field(ctype)==unc] ¹¹
pr-writers	pr-writers-int, pr-writers-fp
pr-writers-fp	pr-norm-writers-fp, pr-unc-writers-fp
pr-writers-int	pr-norm-writers-int, pr-unc-writers-int, pr-and-writers, pr-or-writers
predicatable-instructions	mov-from-PR, mov-to-PR, pr-readers-br, pr-readers-nobr-nomovpr
priv-ops	mov-to-IND-priv, bsw, itc.i, itc.d, itr.i, itr.d, mov-to-CR, mov-from-CR, mov-to-PSR-I, mov-from-PSR, mov-from-IND-priv, ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, rfi, rsm, ssm, tak, tpa, vmsw
probe-all	probe-fault, probe-regular
probe-fault	probe[Format in {M40}]
probe-regular	probe[Format in {M38 M39}]
psad	psad1
pshl	pshl2, pshl4
pshladd	pshladd2
pshr	pshr2, pshr4
pshradd	pshradd2
psub	psub1, psub2, psub4
psub ReservedBQP	

Class	Events/Instructions	
rse-readers	alloc, br.call, br.ia, br.ret, brl.call, cover, flushrs, loadrs, mov-from-AR-BSP, mov-from-AR-BSPSTORE, mov-to-AR-BSPSTORE, mov-from-AR-RNAT, mov-to-AR-RNAT, rfi	
rse-writers	alloc, br.call, br.ia, br.ret, brl.call, cover, flushrs, loadrs, mov-to-AR-BSPSTORE, rfi	
st	st1, st2, st4, st8, st8.spill, st16	
st-postinc	stf[Format in {M10}], st[Format in {M5}]	
stf	stfs, stfd, stfe, stf8, stf.spill	
sxt	sxt1, sxt2, sxt4	
sys-mask-writers-partial	rsm, ssm	
unpack	unpack1, unpack2, unpack4	
unpredicatable-instructions	alloc, br.cloop, br.ctop, br.cexit, br.ia, brp, bsw, clrrrb, cover, epc, flushrs, loadrs, rfi, vmsw	
user-mask-writers-partial	rum, sum	
xchg	xchg1, xchg2, xchg4, xchg8	
zxt	zxt1, zxt2, zxt4	

§

Index

Α

AAA Instruction 4:21 AAD Instruction 4:22 AAM Instruction 4:23 AAS Instruction 4:24 Aborts 2:95, 2:538 ACPI 2:631 P-states 2:315, 2:637 Acquire Semantics 2:507 ADC Instruction 4:25, 4:26 ADD Instruction 4:27, 4:28 add Instruction 3:14 addp4 Instruction 3:15 ADDPS Instruction 4:486 Address Space Model 2:561 ADDSS Instruction 4:487 Advanced Load 1:153, 1:154 Advanced Load Address Table (ALAT) 1:64 Advanced Load Check 1:154 ALAT (Advanced Load Address Table) 1:64 Coherency 2:554 Data Speculation 1:17 alloc Instruction 3:16 AND Instruction 4:29, 4:30 and Instruction 3:18 andcm Instruction 3:19 ANDNPS Instruction 4:488 ANDPS Instruction 4:489 Application Architecture Guide 1:1 Application Memory Addressing Model 1:36 Application Register (AR) 1:23, 1:28, 1:140 AR (Application Register) 1:28, 1:140 Arithmetic Instructions 1:51 ARPL Instruction 4:31, 4:32

B

Backing Store 2:133 Banked General Registers 2:42 Bit Field and Shift Instructions 1:52 Bit Strings 1:84 Boot Sequence 2:13 **BOUND Instruction 4:33** BR (Branch Register) 1:26, 1:140 br Instruction 3:20 br.ia 1:112, 2:596 Branch Hints 1:78, 1:176 Branch Instructions 1:74, 1:145 Branch Register (BR) 1:19, 1:26, 1:140 break Instruction 2:556, 3:29 Break Instruction Fault 2:151 brl Instruction 3:30 brp Instruction 3:32 **BSF Instruction 4:35** BSP (RSE Backing Store Pointer Register) 1:29 BSPSTORE (RSE Backing Store Pointer for Memory Stores Register) 1:30 BSR Instruction 4:37 bsw Instruction 3:34 BSWAP Instruction 4:39 BT Instruction 4:40 BTC Instruction 4:42 BTR Instruction 4:44 BTS Instruction 4:46 Bundle Format 1:38 Bundles 1:38, 1:141 Byte Ordering 1:36

С

CALL Instruction 4:48 CBW Instruction 4:57 CCV (Compare and Exchange Value Register) 1:30 CDQ Instruction 4:85 CFM (Current Frame Marker) 1:27 Character Strings 1:83 Check Code 1:161 Check Load 1:154 chk Instruction 3:35 CLC Instruction 4:59 CLD Instruction 4:60 CLI Instruction 4:61 clrrrb Instruction 3:37 CLTS Instruction 4:63 clz Instruction 3:38 CMC (Corrected Machine Check) 2:350 CMC Instruction 4:64 CMCV (Corrected Machine Check Vector) 2:126 CMP Instruction 4:69 cmp Instruction 3:39 cmp4 Instruction 3:43 **CMPPS Instruction 4:490** CMPS Instruction 4:71 CMPSB Instruction 4:71 CMPSD Instruction 4:71 CMPSS Instruction 4:493 CMPSW Instruction 4:71 CMPXCHG Instruction 4:74 cmpxchg Instruction 2:508, 3:46 CMPXCHG8B Instruction 4:76 Coalescing Attribute 2:78 COMISS Instruction 4:496 Compare and Exchange Value Register (CCV) 1:30 Compare and Store Data Register (CSD) 1:30 Compare Types 1:55 Context Management 2:549 Context Switching 2:557 Operating System Kernel 2:558 User-Level 2:557 Control Dependencies 1:148 Control Registers 2:29 Control Speculation 1:16, 1:60, 1:142, 1:151,

1:155, 2:579 Control Speculative Load 1:156 Corrected Error 2:350 Corrected Machine Check Vector (CMCV) 2:126 cover Instruction 3:48 CPUID (Processor Identification Register) 1:34 **CPUID Instruction 4:78** Cross-modifying Code 2:533 CSD (Compare and Store Data Register) 1:30 Current Frame Marker (CFM) 1:27 **CVTPI2PS Instruction 4:498** CVTPS2PI Instruction 4:500 CVTSI2SS Instruction 4:502 CVTSS2SI Instruction 4:503 CVTTPS2PI Instruction 4:504 CVTTSS2SI Instruction 4:506 CWD Instruction 4:85 CWDE Instruction 4:57, 4:86 czx Instruction 3:49

D

DAA Instruction 4:87 DAS Instruction 4:88 Data Arrangement 1:81 Data Breakpoint Register (DBR) 2:151, 2:152 Data Debug Faults 2:152 Data Dependencies 1:149, 1:150, 3:371 Data Poisoning 2:302 Data Prefetch Hint 1:148 Data Serialization 2:18 Data Speculation 1:17, 1:63, 1:143, 1:151, 2:579 Data Speculative Load 1:154 DBR (Data Breakpoint Register) 2:151, 2:152 DCR (Default Control Register) 2:31 Debugging 2:151 **DEC Instruction 4:89** Default Control Register (DCR) 2:31 Dekker's Algorithm 2:529 dep Instruction 3:51 **DIV Instruction 4:91 DIVPS Instruction 4:507 DIVSS Instruction 4:508**

E

EC (Epilog Count Register) 1:33 EFLAG (IA-32 EFLAG Register) 1:123 EMMS Instruction 4:400 End of External Interrupt Register (EOI) 2:124 Endian 1:36 ENTER Instruction 4:94 EOI (End of External Interrupt Register) 2:124 epc Instruction 2:555, 3:53 Epilog Count Register (EC) 1:33 Explicit Prefetch 1:70 External Controller Interrupts 2:96 External Interrupt 2:96, 2:538 External Interrupt Control Registers (CR64-81) 2:42 External Interrupt Request Registers (IRR0-3) 2:125 External Interrupt Vector Register (IVR) 2:123 External Task Priority Cycle (XTP) 2:130 External Task Priority Register (XTPR) 2:605 ExtINT (External Controller Interrupt) 2:96 extr Instruction 3:54

F

F2XM1 Instruction 4:97 FABS Instruction 4:99 fabs Instruction 3:55 FADD Instruction 4:100 fadd Instruction 3:56 FADDP Instruction 4:100 famax Instruction 3:57 famin Instruction 3:58 fand Instruction 3:59 fandcm Instruction 3:60 Fatal Error 2:350 Fault Handlers 2:583 Faults 2:96, 2:537 FBLD Instruction 4:103 FBSTP Instruction 4:105 fc Instruction 3:61 fchkf Instruction 3:63 FCHS Instruction 4:108 fclass Instruction 3:64 FCLEX Instruction 4:109 fclrf Instruction 3:66 FCMOI Instruction 4:115 FCMOVcc Instruction 4:110 fcmp Instruction 3:67 FCOM Instruction 4:112 FCOMIP Instruction 4:115 FCOMP Instruction 4:112 FCOMPP Instruction 4:112 FCOS Instruction 4:118 FCR (IA-32 Floating-point Control Register) 1:126 fcvt Instruction fcvt.fx 3:70 fcvt.xf 3:72 fcvt.xuf 3:73 FDECSTP Instruction 4:120 FDIV Instruction 4:121 FDIVP Instruction 4:121 FDIVR Instruction 4:124 FDIVRP Instruction 4:124 Fence Semantics 2:508 fetchadd Instruction 2:508, 3:74 FFREE Instruction 4:127 FIADD Instruction 4:100

FICOM Instruction 4:128 FICOMP Instruction 4:128 FIDIV Instruction 4:121 FIDIVR Instruction 4:124 FILD Instruction 4:130 FIMUL Instruction 4:145 FINCSTP Instruction 4:132 Firmware 1:7, 2:623 Firmware Address Space 2:283 Firmware Entrypoint 2:281, 2:350 Firmware Interface Table (FIT) 2:287 FIST Instruction 4:134 FISTP Instruction 4:134 FISUB Instruction 4:182, 4:183 FISUBR Instruction 4:185 FIT (Firmware Interface Table) 2:287 FLD Instruction 4:137 FI D1 Instruction 4:139 FLDCW Instruction 4:141 **FLDENV Instruction 4:143** FLDL2E Instruction 4:139 FLDL2T Instruction 4:139 FLDLG2 Instruction 4:139 FLDLN2 Instruction 4:139 FLDPI Instruction 4:139 FLDZ Instruction 4:139 Floating-point Architecture 1:19, 1:85, 1:205 Floating-point Exception Fault 1:102 Floating-point Instructions 1:91 Floating-point Register (FR) 1:139 Floating-point Software Assistance Exception Handler (FPSWA) 2:587 Floating-point Status Register (FPSR) 1:31, 1:88 flushrs Instruction 3:76 fma Instruction 1:210, 3:77 fmax Instruction 3:79 fmerge Instruction 3:80 fmin Instruction 3:82 fmix Instruction 3:83 fmpy Instruction 3:85 fms Instruction 3:86 FMUL Instruction 4:145 FMULP Instruction 4:145 **FNCLEX Instruction 4:109** fneg Instruction 3:88 fnegabs Instruction 3:89 **FNINIT Instruction 4:133** fnma Instruction 3:90 fnmpy Instruction 3:92 FNOP Instruction 4:148 fnorm Instruction 3:93 **FNSAVE Instruction 4:162 FNSTCW Instruction 4:176 FNSTENV Instruction 4:178 FNSTSW Instruction 4:180** for Instruction 3:94

fpabs Instruction 3:95 fpack Instruction 3:96 fpamax Instruction 3:97 fpamin Instruction 3:99 FPATAN Instruction 4:149 fpcmp Instruction 3:101 fpcvt Instruction 3:104 fpma Instruction 3:107 fpmax Instruction 3:109 fpmerge Instruction 3:111 fpmin Instruction 3:113 fpmpy Instruction 3:115 fpms Instruction 3:116 fpneg Instruction 3:118 fpnegabs Instruction 3:119 fpnma Instruction 3:120 fpnmpy Instruction 3:122 fprcpa Instruction 3:123 FPREM Instruction 4:151 FPREM1 Instruction 4:154 fprsqrta Instruction 3:126 FPSR (Floating-point Status Register) 1:31, 1:88 FPSWA (Floating-point Software Assistance Handler) 2:587 FPTAN Instruction 4:157 FR (Floating-point Register) 1:139 frcpa Instruction 3:128 FRNDINT Instruction 4:159 frsorta Instruction 3:131 FRSTOR Instruction 4:160 FSAVE Instruction 4:162 FSCALE Instruction 4:165 fselect Instruction 3:134 fsetc Instruction 3:135 FSIN Instruction 4:167 FSINCOS Instruction 4:169 FSQRT Instruction 4:171 FSR (IA-32 Floating-point Status Register) 1:126 FST Instruction 4:173 FSTCW Instruction 4:176 FSTENV Instruction 4:178 FSTP Instruction 4:173 FSTSW Instruction 4:180 FSUB Instruction 4:182, 4:183 fsub Instruction 3:136 FSUBP Instruction 4:182, 4:183 FSUBR Instruction 4:185 FSUBRP Instruction 4:185 fswap Instruction 3:137 fsxt Instruction 3:139 FTST Instruction 4:188 FUCOM Instruction 4:190 FUCOMI Instruction 4:115 FUCOMIP Instruction 4:115 FUCOMP Instruction 4:190 **FUCOMPP Instruction 4:190**

FWAIT Instruction 4:386 fwb Instruction 3:141 FXAM Instruction 4:193 FXCH Instruction 4:195 fxor Instruction 3:142 FXRSTOR Instruction 4:509 FXSAVE Instruction 4:512, 4:515 FXTRACT Instruction 4:197 FYL2X Instruction 4:199 FYL2XP1 Instruction 4:201

G

General Register (GR) 1:25, 1:139 getf Instruction 3:143 GR (General Register) 1:139

Η

hint Instruction 3:145 HLT Instruction 4:203

Ι

I/O Architecture 2:615 IA-32 IA-32 Application Execution 1:109 IA-32 Applications 2:239, 2:595 IA-32 Architecture 1:7, 1:21 IA-32 Current Privilege Level (PSR.cpl) 2:243 IA-32 EFLAG Register 1:123, 2:243 IA-32 Exception Alignment Check Fault 2:229 Code Breakpoint Fault 2:215 Data Breakpoint, Single Step, Taken Branch Trap 2:216 Device Not Available Fault 2:221 Divide Fault 2:214 Double Fault 2:222 General Protection Fault 2:226 INT 3 Trap 2:217 Invalid Opcode Fault 2:220 Invalid TSS Fault 2:223 Machine Check 2:230 Overflow Trap 2:218 Page Fault 2:227 Pending Floating-point Error 2:228 Segment Not Present Fault 2:224 SSE Numeric Error Fault 2:231 Stack Fault 2:225 IA-32 Execution Layer 1:109 IA-32 Floating-point Control Registers 1:126 IA-32 Instruction Reference 4:11 IA-32 Instruction Set 2:253 IA-32 Intel® MMX[™] Technology 1:129 IA-32 Intercept Gate Intercept Trap 2:235 Instruction Intercept Fault 2:233

Locked Data Reference Fault 2:237 System Flag Trap 2:236 IA-32 Interrupt Software Trap 2:232 IA-32 Interruption 2:111 IA-32 Interruption Vector Definitions 2:213 IA-32 Interruption Vector Descriptions 2:213 IA-32 Memory Ordering 2:265 IA-32 Physical Memory References 2:262 IA-32 SSE Extensions 1:20, 1:130 IA-32 System Registers 2:246 IA-32 System Segment Registers 2:241 IA-32 Trap Code 2:213 IA-32 Virtual Memory References 2:261 IBR (Index Breakpoint Register) 2:151, 2:152 **IDIV Instruction 4:204** IFA (interuption Faulting Address) 2:541 IFS (Interruption Function State) 2:541 IHA (Interruption Hash Address) 2:41, 2:541 IIB0 (Interruption Instruction Bundle 0) 2:541 IIB1 (Interruption Instruction Bundle 1) 2:541 IIM (Interruption Immediate) 2:541 IIP (Interruption Instruction Pointer) 2:541 IIPA (Interruption Instruction Previous Address) 2:541 Implicit Prefetch 1:70 IMUL Instruction 4:207 IN Instruction 4:210 INC Instruction 4:212 In-flight Resources 2:19 INIT (Initialization Event) 2:96, 2:306, 2:635 Initialization Event (INIT) 2:96 INS Instruction 4:214 **INSB Instruction 4:214 INSD Instruction 4:214** Instruction Breakpoint Register (IBR) 2:151, 2:152 Instruction Debug Faults 2:151 Instruction Dependencies 1:148 Instruction Encoding 1:38 Instruction Formats 3:293 SSF 4:483 Instruction Group 1:40 Instruction Level Parallelism 1:15 Instruction Pointer (IP) 1:27, 1:140 Instruction Scheduling 1:148, 1:150, 1:164 Instruction Serialization 2:18 Instruction Set Architecture (ISA) 1:7 Instruction Set Modes 1:110 Instruction Set Transition 1:14 Instruction Set Transitions 2:239, 2:596 Instruction Slot Mapping 1:38 Instruction Slots 1:38 **INSW Instruction 4:214** INT (External Interrupt) 2:96 INT3 Instruction 4:217

INTA (Interrupt Acknowledge) 2:130 Inter-processor Interrupt (IPI) 2:127 Interrupt Acknowledge Cycle 2:130 Interruption Control Registers (CR16-27) 2:36 Interruption Handler 2:537 Interruption Handling 2:543 Interruption Hash Address 2:41 Interruption Instruction Bundle Registers (IIB0-1) 2:42 Interruption Processor Status Register (IPSR) 2:36 Interruption Register State 2:540 Interruption Registers 2:538 Interruption Status Register (ISR) 2:36 Interruption Vector 2:165 Alternate Data TLB 2:178 Alternate Instruction TLB 2:177 Break Instruction 2:185 Data Access Rights 2:191 Data Access-Bit 2:184 Data Key Miss 2:181 Data Nested TLB 2:179 Data TLB 2:176 Debug 2:200 Dirty-Bit 2:182 Disabled FP-Register 2:195 External Interrupt 2:186 Floating-point Fault 2:203 Floating-point Trap 2:204 General Exception 2:192 IA-32 Exception 2:210 IA-32 Intercept 2:211 IA-32 Interrupt 2:212 Instruction Access Rights 2:190 Instruction Access-Bit 2:183 Instruction Kev Miss 2:180 Instruction TLB 2:175 Key Permission 2:189 Lower-Privilege Transfer Trap 2:205 NaT Consumption 2:196 Page Not Present 2:188 Single Step Trap 2:208 Speculation 2:198 Taken Branch Trap 2:207 Unaligned Reference 2:201 Unsupported Data Reference 2:202 Virtual External Interrupt 2:187 Virtualization 2:209 Interruption Vector Address 2:35, 2:538 Interruption Vector Table 2:538 Interruptions 2:95, 2:537 Interrupts 2:96, 2:114 External Interrupt Architecture 2:603 Interval Time Counter (ITC) 1:31 Interval Timer Match Register (ITM) 2:32 Interval Timer Offset (ITO) 2:34 Interval Timer Vector (ITV) 2:125

INTn Instruction 4:217 INTO Instruction 4:217 invala Instruction 3:146 INVD instructions 4:228 **INVLPG Instruction 4:230** IP (Instruction Pointer) 1:27, 1:140 IPI (Inter-processor Interrupt) 2:127 IPSR (Interruption Processor Status Register) 2:36, 2:541 **IRET Instruction 4:231 IRETD Instruction 4:231** IRR (External Interrupt Request Registers) 2:125 ISR (Interruption Status Register) 2:36, 2:165, 2:541Itanium Architecture 1:7 Itanium Instruction Set 1:21 Itanium System Architecture 1:20 Itanium System Environment 1:7, 1:21 ITC (Interval Time Counter) 1:31, 2:32 itc Instruction 3:147 ITIR (Interruption TLB Insertion Register) 2:541 ITM (Interval Time Match Register) 2:32 ITO (Interval Timer Offset) 2:34 itr Instruction 3:149 ITV (Interval Timer Vector) 2:125 IVA (Interruption Vector Address) 2:35, 2:538 IVA-based interruptions 2:95, 2:537 IVR (External Interrupt Vector Register) 2:123

J

Jcc Instruction 4:239 JMP Instruction 4:243 JMPE Instruction 1:111, 2:597, 4:249

Κ

Kernel Register (KR) 1:29 KR (Kernel Register) 1:29

L

LAHF Instruction 4:251 Lamport's Algorithm 2:530 LAR Instruction 4:252 Large Constants 1:53 LC (Loop Count Register) 1:33 ld Instruction 3:151 ldf Instruction 3:157 ldfp Instruction 3:161 LDMXCSR Instruction 4:516 LDS Instruction 4:255 LEA Instruction 4:258 LEAVE Instruction 4:260 LES Instruction 4:255 lfetch Instruction 3:164 LFS Instruction 4:255 LGDT Instruction 4:264

LGS Instruction 4:255 LIDT Instruction 4:264 LLDT Instruction 4:267 LMSW Instruction 4:270 Load Instructions 1:58 loadrs Instruction 3:167 Loads from Memory 1:147 Local Redirection Registers (LRR0-1) 2:126 Locality Hints 1:70 LOCK Instruction 4:272 LODS Instruction 4:274 LODSB Instruction 4:274 LODSD Instruction 4:274 LODSW Instruction 4:274 Logical Instructions 1:51 Loop Count Register (LC) 1:33 LOOP Instruction 4:276 Loop Optimization 1:160, 1:181 LOOPcc Instruction 4:276 Lower Privilege Transfer Trap 2:151 LRR (Local Redirection Registers) 2:126 LSL Instruction 4:278 LSS Instruction 4:255 LTR Instruction 4:282

Μ

Machine Check (MC) 2:95, 2:296, 2:351 Machine Check Abort (MCA) 2:632 MASKMOVQ Instruction 4:576 MAXPS Instruction 4:519 MAXSS Instruction 4:521 MC (Machine Check) 2:351 MCA (Machine Check Abort) 2:95, 2:296, 2:632 Memory 1:36 Cacheable Page 2:77 Memory Access 1:142 Memory Access Ordering 1:73 Memory Attribute Transition 2:88 Memory Attributes 2:75, 2:524 Memory Consistency 1:72 Memory Fences 2:510 Memory Instructions 1:57 Memory Management 2:561 Memory Ordering 2:507, 2:510 IA-32 2:525 Memory Reference 1:147 Memory Regions 2:561 Memory Synchronization 2:526 mf Instruction 2:510, 2:526, 3:168 mf.a 2:615 MINPS Instruction 4:523 MINSS Instruction 4:525 mix Instruction 3:169 MMX technology 1:20 MOV Instruction 4:284 mov Instruction 3:172

MOVAPS Instruction 4:527 MOVD Instruction 4:401 MOVHLPS Instruction 4:529 MOVHPS Instruction 4:530 movl Instruction 3:187 MOVI HPS Instruction 4:532 **MOVLPS Instruction 4:533 MOVMSKPS Instruction 4:535 MOVNTPS Instruction 4:578 MOVNTO Instruction 4:579** MOVO Instruction 4:403 MOVS Instruction 4:292 MOVSB Instruction 4:292 MOVSD Instruction 4:292 MOVSS Instruction 4:536 MOVSW Instruction 4:292 MOVSX Instruction 4:294 MOVUPS Instruction 4:538 MOVZX Instruction 4:295 MP Coherence 2:507 mpy4 Instruction 3:188 mpyshl4 Instruction 3:189 MUL Instruction 4:297 MULPS Instruction 4:540 MULSS Instruction 4:541 Multimedia Instructions 1:79 Multimedia Support 1:20 Multi-threading 1:177 Multiway Branches 1:173 mux Instruction 3:190

Ν

NaT (Not a Thing) 1:155 NaTPage (Not a Thing Attribute) 2:86 NaTVal (Not a Thing Value) 1:26 NEG Instruction 4:299 NMI (Non-Maskable Interrupt) 2:96 Non-Maskable Interrupt (NMI) 2:96 NOP Instruction 4:301 nop Instruction 3:193 Not A Thing (NaT) 1:155 Not a Thing Attribute (NaTPage) 2:86 Not a Thing Value (NatVal) 1:26 NOT Instruction 4:302

0

OLR (On Line Replacement) 2:351 Operating Environments 1:14 Operating System - See OS (Operating System) OR Instruction 4:304 or Instruction 3:194 ORPS Instruction 4:542 OS (Operating System) Boot Flow Sample Code 2:639 Boot Sequence 2:625 FPSWA handler 2:587

Illegal Dependency Fault 2:584 Long Branch Emulation 2:585 Multiple Address Spaces 1:20, 2:562 OS BOOT Entrypoint 2:283 OS INIT Entrypoint 2:283 OS MCA Entrypoint 2:283 OS_RENDEZ Entrypoint 2:283 Performance Monitoring Support 2:620 Single Address Space 1:20, 2:565 Unaligned Reference Handler 2:583 Unsupported Data Reference Handler 2:584 OUT Instruction 4:306 **OUTS Instruction 4:308** OUTSB Instruction 4:308 OUTSD Instruction 4:308 **OUTSW Instruction 4:308**

Ρ

pack Instruction 3:195 PACKSSDW Instruction 4:405 PACKSSWB Instruction 4:405 PACKUSWB Instruction 4:408 padd Instruction 3:197 PADDB Instruction 4:410 PADDD Instruction 4:410 PADDSB Instruction 4:413 PADDSW Instruction 4:413 PADDUSB Instruction 4:416 PADDUSW Instruction 4:416 PADDW Instruction 4:410 Page Access Rights 2:56 Page Sizes 2:57 Page Table Address 2:35 PAL (Processor Abstraction Layer) 1:7, 1:21, 2:279, 2:351 PAL Entrypoints 2:282 PAL Initialization 2:306 PAL Intercepts 2:351 PAL Intercepts in Virtual Environment 2:332 PAL Procedure Calls 2:628 PAL Procedures 2:353 PAL Self-test Control Word 2:295 PAL Virtualization 2:324 PAL Virtualization Optimizations 2:335 PAL Virtualization Services 2:486 PAL Virtuallization Disables 2:346 PAL_A 2:283 PAL B 2:283 PAL_BRAND_INFO 2:366 PAL_BUS_GET_FEATURES 2:367 PAL BUS SET FEATURES 2:369 PAL_CACHE_FLUSH 2:370 PAL_CACHE_INFO 2:374 PAL_CACHE_INIT 2:376 PAL_CACHE_LINE_INIT 2:377 PAL_CACHE_PROT_INFO 2:378

PAL_CACHE_READ 2:380 PAL_CACHE_SHARED_INFO 2:382 PAL CACHE SUMMARY 2:384 PAL CACHE WRITE 2:385 PAL COPY INFO 2:388 PAL COPY PAL 2:389 PAL_DEBUG_INFO 2:390 PAL FIXED ADDR 2:391 PAL FREQ BASE 2:392 PAL FREQ RATIOS 2:393 PAL GET HW POLICY 2:394 PAL_GET_PSTATE 2:320, 2:396, 2:637 PAL_HALT 2:314 PAL_HALT_INFO 2:401 PAL HALT LIGHT 2:314, 2:403 PAL LOGICAL TO PHYSICAL 2:404 PAL MC CLEAR LOG 2:407 PAL MC_DRAIN 2:408 PAL MC DYNAMIC STATE 2:409 PAL MC ERROR INFO 2:410 PAL MC_ERROR_INJECT 2:421 PAL_MC_EXPECTED 2:434 PAL_MC_HW_TRACKING 2:432 PAL_MC_RESUME 2:436 PAL MEM ATTRIB 2:437 PAL_MEMORY_BUFFER 2:438 PAL_PERF_MON_INFO 2:440 PAL PLATFORM ADDR 2:442 PAL PMI ENTRYPOINT 2:443 PAL PREFETCH VISIBILITY 2:444 PAL PROC GET FEATURES 2:446 PAL_PROC_SET_FEATURES 2:450 PAL PSTATE INFO 2:319, 2:451 PAL PTCE INFO 2:453 PAL REGISTER INFO 2:454 PAL RSE INFO 2:455 PAL_SET_HW_POLICY 2:456 PAL_SET_PSTATE 2:319, 2:458, 2:637 PAL SHUTDOWN 2:460 PAL TEST INFO 2:461 PAL TEST PROC 2:462 PAL VERSION 2:465 PAL VM_INFO 2:466 PAL_VM_PAGE_SIZE 2:467 PAL VM SUMMARY 2:468 PAL_VM_TR_READ 2:470 PAL_VP_CREATE 2:471 PAL_VP_ENV_INFO 2:473 PAL_VP_EXIT_ENV 2:475 PAL_VP_INFO 2:476 PAL VP INIT ENV 2:478 PAL VP REGISTER 2:481 PAL VP RESTORE 2:483 PAL VP SAVE 2:484 PAL VP TERMINATE 2:485 PAL_VPS_RESTORE 2:499

PAL_VPS_RESUME_HANDLER 2:492 PAL VPS RESUME NORMAL 2:489 PAL_VPS_SAVE 2:500 PAL VPS SET PENDING INTERRUPT 2:495 PAL VPS SYNC READ 2:493 PAL VPS SYNC WRITE 2:494 PAL_VPS_THASH 2:497 PAL VPS TTAG 2:498 PAL-based Interruptions 2:95, 2:537 PALE_CHECK 2:282, 2:296 PALE_INIT 2:282, 2:306 PALE PMI 2:282, 2:310 PALE_RESET 2:282, 2:289 PAND Instruction 4:419 PANDN Instruction 4:421 Parallel Arithmetic 1:79 Parallel Compares 1:172 Parallel Shifts 1:81 pavg Instruction 3:201 PAVGB Instruction 4:563 pavqsub Instruction 3:204 PAVGW Instruction 4:563 pcmp Instruction 3:206 PCMPEOB Instruction 4:423 PCMPEQD Instruction 4:423 PCMPEQW Instruction 4:423 PCMPGTB Instruction 4:426 PCMPGTD Instruction 4:426 PCMPGTW Instruction 4:426 Performance Monitor Data Register (PMD) 1:33 Performance Monitor Events 2:162 Performance Monitoring 2:155, 2:619 Performance Monitoring Vector 2:126 PEXTRW Instruction 4:565 PFS (Previous Function State Register) 1:32 Physical Addressing 2:73 PIB (Processor Interrupt Block) 2:127 **PINSRW Instruction 4:566** PKR (Protection Key Register) 2:564 Platform Management Interrupt (PMI) 2:96, 2:310, 2:538, 2:637 PMADDWD Instruction 4:429 pmax Instruction 3:209 PMAXSW Instruction 4:567 PMAXUB Instruction 4:568 PMC (Performance Monitor Configuration) 2:155 PMD (Performance Monitor Data Register) 1:33 PMD (Performance Monitor Data) 2:155 PMI (Platform Management Interrupt) 2:96, 2:310, 2:538, 2:637 pmin Instruction 3:211 PMINSW Instruction 4:569 PMINUB Instruction 4:570 PMOVMSKB Instruction 4:571 pmpy Instruction 3:213 pmpyshr Instruction 3:214

PMULHUW Instruction 4:572 PMULHW Instruction 4:431 PMULLW Instruction 4:433 PMV (Performance Monitoring Vector) 2:126 POP Instruction 4:311 POPA Instruction 4:315 POPAD Instruction 4:315 popcnt Instruction 3:216 POPF Instruction 4:317 POPFD Instruction 4:317 POR Instruction 4:435 Power Management 2:313 Power-on Event 2:351 PR (Predicate Register) 1:26, 1:140 Predicate Register (PR) 1:26, 1:140 Predication 1:17, 1:54, 1:143, 1:163, 1:164 Prefetch Hints 1:176 PREFETCH Instruction 4:580 Preserved Values 2:351 Previous Function State (PFS) 1:32 Privilege Level Transfer 1:84 Privilege Levels 2:17 probe Instruction 3:217 Procedure Calls 2:549 Processor Abstraction Layer - See PAL (Processor Abstraction Layer) Processor Abstraction Layer (PAL) 2:279 Processor Boot Flow 2:623 Processor Identification Registers (CPUID) 1:34 Processor Interrupt Block (PIB) 2:127 Processor Min-state Save Area 2:302 Processor Reset 2:95 Processor State Parameter (PSP) 2:299, 2:308 Processor Status Register (PSR) 2:23 Programmed I/O 2:534 Protection Keys 2:59, 2:564 psad Instruction 3:220 **PSADBW Instruction 4:573** Pseudo-Code Functions 3:281 pshl Instruction 3:222 pshladd Instruction 3:223 pshr Instruction 3:224 pshradd Instruction 3:226 **PSHUFW Instruction 4:575** PSLLD Instruction 4:437 PSLLO Instruction 4:437 PSLLW Instruction 4:437 PSP (Processor State Parameter) 2:308 PSR (Processor Status Register) 2:23 PSRAD Instruction 4:440 PSRAW Instruction 4:440 PSRLD Instruction 4:443 PSRLO Instruction 4:443 PSRLW Instruction 4:443 psub Instruction 3:227 **PSUBB Instruction 4:446**

PSUBD Instruction 4:446 PSUBSB Instruction 4:449 PSUBSW Instruction 4:449 PSUBUSB Instruction 4:452 PSUBUSW Instruction 4:452 PSUBW Instruction 4:446 PTA (Page Table Address Register) 2:35 ptc Instruction ptc.e 2:569, 3:230 ptc.g 2:570, 3:231 ptc.ga 2:570, 3:231 ptc.l 2:568, 3:233 ptr Instruction 3:234 **PUNPCKHBW Instruction 4:455** PUNPCKHDQ Instruction 4:455 **PUNPCKHWD Instruction 4:455** PUNPCKLBW Instruction 4:458 PUNPCKLDO Instruction 4:458 PUNPCKLWD Instruction 4:458 PUSH Instruction 4:320 PUSHA Instruction 4:323 PUSHAD Instruction 4:323 PUSHF Instruction 4:325 PUSHED Instruction 4:325 PXOR Instruction 4:461

R

RAW Dependency 1:149 RCL Instruction 4:327 **RCPPS Instruction 4:543 RCPSS Instruction 4:545** RCR Instruction 4:327 **RDMSR Instruction 4:331 RDPMC Instruction 4:333 RDTSC Instruction 4:335** Read-after-write Dependency 1:149 Recoverable Error 2:351 Recovery Code 1:153, 1:154, 1:156 Region Identifier (RID) 2:561 Region Register (RR) 2:58, 2:561 Register File Transfers 1:82 Register Rotation 1:19, 1:185 Register Spill and Fill 1:62 Register Stack 1:18, 1:47 Register Stack Configuration Register (RSC) 1:29 Register Stack Engine (RSE) 1:144, 2:133 Register State 2:549 Release Semantics 2:507 Rendezvous 2:301 **REP Instruction 4:337 REPE Instruction 4:337 REPNE Instruction 4:337 REPNZ Instruction 4:337 REPZ Instruction 4:337** Reserved Variables 2:351 Reset Event 2:95, 2:351

Resource Utilization Counter (RUC) 1:31, 2:33 **RET Instruction 4:340** rfi Instruction 2:543, 3:236 RID (Region Identifier) 2:561 RNAT(RSE NaT Collection Register) 1:30 ROL Instruction 4:327 ROR Instruction 4:327 Rotating Registers 1:145 RR (Region Register) 2:58, 2:561 RSC (Register Stack Configuration Register) 1:29 RSE (Register Stack Engine) 2:133 RSE Backing Store Pointer (BSP) 1:29 RSE Backing Store Pointer for Memory Stores (BSPSTORE) 1:30 RSE NaT Collection Register (RNAT) 1:30 **RSM Instruction 4:346** rsm Instruction 3:239 **RSORTPS Instruction 4:547 RSQRTSS Instruction 4:548** RUC (Resource Utilization Counter) 1:31, 2:33 rum Instruction 3:241

S

SAHF Instruction 4:347 SAL (System Abstraction Layer) 1:7, 1:21, 2:352, 2:630 SAL B 2:283 SALE_ENTRY 2:282, 2:291, 2:305 SALE PMI 2:282, 2:310 SAL Instruction 4:348 SAR Instruction 4:348 SBB Instruction 4:352 SCAS Instruction 4:354 SCASB Instruction 4:354 SCASD Instruction 4:354 SCASW Instruction 4:354 Scratch Register 2:352 Self Test State Parameter 2:293 Self-modifying Code 2:532 Semaphore Instructions 1:59 Semaphores 2:508 Serialization 2:17, 2:537 SETcc Instruction 4:356 setf Instruction 3:242 SFENCE Instruction 4:581 SGDT Instruction 4:359 SHL Instruction 4:348 shl Instruction 3:244 shladd Instruction 3:245 shladdp4 Instruction 3:246 SHLD Instruction 4:362 SHR Instruction 4:348 shr Instruction 3:247 SHRD Instruction 4:364 shrp Instruction 3:248 SHUFPS Instruction 4:549

SIDT Instruction 4:359 Single Step Trap 2:151 SLDT Instruction 4:367 SMSW Instruction 4:369 Software Pipelining 1:19, 1:75, 1:145, 1:181 Speculation 1:16, 1:142, 1:151 Control Speculation 1:16 Data Speculation 1:17 Recovery Code 1:17, 2:580 Speculation Check 1:156 SORTPS Instruction 4:551 SORTSS Instruction 4:552 srlz Instruction 3:249 SSE Instructions 4:463 ssm Instruction 3:250 st Instruction 3:251 Stacked Calling Convention 2:352 Stacked General Registers 2:550 Stacked Registers 1:144 Static Calling Convention 2:352 Static General Registers 2:550 STC Instruction 4:371 STD Instruction 4:372 stf Instruction 3:254 STI Instruction 4:373 STMXCSR Instruction 4:553 Stops 1:38 Store Instructions 1:59 Stores to Memory 1:147 STOS Instruction 4:376 STOSB Instruction 4:376 STOSD Instruction 4:376 STOSW Instruction 4:376 STR Instruction 4:378 SUB Instruction 4:379 sub Instruction 3:256 SUBPS Instruction 4:554 SUBSS Instruction 4:555 sum Instruction 3:257 sxt Instruction 3:258 sync Instruction 3:259 svnc.i 2:526 System Abstraction Layer - See SAL (System Abstraction Layer) System Architecture 1:20 System Environment 2:13 System Programmer's Guide 2:501 System State 2:20

Т

tak Instruction 3:260 Taken Branch trap 2:151 Task Priority Register (TPR) 2:123, 2:605 tbit Instruction 3:261 TC (Translation Cache) 2:49, 2:567 Template Field Encoding 1:38 Templates 1:141 **TEST Instruction 4:381** tf Instruction 3:263 thash Instruction 3:265 TLB (Translation Lookaside Buffer) 2:47, 2:565 tnat Instruction 3:266 tpa Instruction 3:268 TPR (Task Priority Register) 2:123, 2:605 TR (Translation Register) 2:48, 2:566 Translation Cache (TC) 2:49, 2:567 purae 2:568 Translation Instructions 2:60 Translation Lookaside Buffer (TLB) 2:47, 2:565 Translation Register (TR) 2:48, 2:566 Traps 2:96, 2:537 ttag Instruction 3:269

U

UCOMISS Instruction 4:556 UD2 Instruction 4:383 UEFI (Unified Extensible Firmware Interface) 2:630 UM (User Mask Register) 1:33 UNAT (User NaT Collection Register) 1:31, 1:156 Uncacheable Page 2:77 Unchanged Register 2:352 Unordered Semantics 2:507 unpack Instruction 3:270 UNPCKHPS Instruction 4:558 UNPCKLPS Instruction 4:558 UNPCKLPS Instruction 4:560 User Mask (UM) 1:33 User NaT Collection Register (UNAT) 1:31, 1:156

V

VERR Instruction 4:384 VERW Instruction 4:384 VHPT (Virtual Hash Page Table) 2:61, 2:571 VHPT Translation Vector 2:173 Virtual Addressing 2:45 Virtual Hash Page Table (VHPT) 2:61, 2:571 Virtual Machine Monitor (VMM) 2:352 Virtual Processor Descriptor (VPD) 2:325, 2:352 Virtual Processor State 2:352 Virtual Processor Status Register (VPSR) 2:327 Virtual Region Number (VRN) 2:561 Virtualization 2:44, 2:324 Virtualization Acceleration Control (vac) 2:329 Virtualization Disable Control (vdc) 2:329 VMM (Virtual Machine Monitor) 2:352 vmsw Instruction 3:273 VPD (Virtual Processor Descriptor) 2:325, 2:352 VPSR (Virtual Processor Status Register) 2:327 VRN (Virtual Region Number) 2:561

W

WAIT Instruction 4:386 WAR Dependency 1:149 WAW Dependency 1:149 WBINVD Instruction 4:387 Write-after-read Dependency 1:149 Write-after-write Dependency 1:149 WRMSR Instruction 4:389

X

XADD Instruction 4:391 XCHG Instruction 4:393 xchg Instruction 2:508, 3:274 XLAT Instruction 4:395 XLATB Instruction 4:395 xma Instruction 3:276 xmpy Instruction 3:278 XOR Instruction 4:397 xor Instruction 3:279 XORPS Instruction 4:562 XTP (External Task Priority Cycle) 2:130 XTPR (External Task Priority Register) 2:605

Ζ

zxt Instruction 3:280

INDEX



Copyright ©1999-2010 Intel Corporation. All rights reserved. Intel, the Intel Iogo, Intel Inside, and Itanium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Other names and brands may be claimed as the property of others.0510/FL/DS/NOD/RRD/2K323207-001US