## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





## 16

# M16C/80 Series

Software Manual MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

## **Using This Manual**

This manual is written for the M16C/80 series software. This manual can be used for all types of microcomputers having the M16C/80 series CPU core.

The reader of this manual is expected to have the basic knowledge of electric and logic circuits and microcomputers.

This manual consists of five chapters. The following lists the chapters and sections to be referred to when you want to know details on some specific subject.

- To understand the outline of the M16C/80 series and its features Chapter 1, "Overview"
- To understand the operation of each addressing mode ...... Chapter 2, "Addressing Modes"
- To understand instruction functions

This manual also contains quick references immediately after the Table of Contents. These quick references will help you quickly find the pages for the functions or instruction code/ number of cycles you want to know.

- To find pages from mnemonic ...... Quick Reference in Alphabetic Order
- To find pages from function and mnemonic ...... Quick Reference by Function
- To find pages from mnemonic and addressing ...... Quick Reference by Addressing

A table of symbols, a glossary, and an index are appended at the end of this manual.

## M16C Family-related document list

#### Usages

#### (Microcomputer development flow)



## M16C Family Line-up



## **Table of Contents**

Chapter 1	Overview	
1.1	Features of M16C/80 series	2
1.2	Address Space	3
1.3	Register Configuration	4
1.4	Flag Register(FLG)	7
1.5	Register Bank	9
1.6	Internal State after Reset is Cleared	10
1.7	Data Types	11
1.8	Data Arrangement	16
1.9	Instruction Format	18
1.10	Vector Table	19
Chapter 2	Addressing Modes	

2.1	Addressing Modes	22
2.2	2 Guide to This Chapter	23
2.3	3 General Instruction Addressing	24
2.4	Specific Instruction Addressing	27
2.5	Bit Instruction Addressing	
2.6	Bit Instruction Addressing	
2.7	7 Read and write operations with 24-bit registers	

Chapter 3	Functions	
3.1	Guide to This Chapter	38
3.2	Functions	43
3.3	Index Instruction1	58

Chapter 4	Instruction Code/Number of Cycles	
4.1	Guide to This Chapter	172
4.2	Instruction Code/Number of Cycles	174

Chapter 5	Interrupt	
5.1	Outline of Interrupt	302
5.2	Interrupt Control	305
5.3	Interrupt Sequence	307
5.4	Return from Interrupt Routine	311
5.5	Interrupt Priority	311
5.6	Multiple Interrupts	312
5.7	Precautions for Interrupts	314
5.8	Exit from Stop Mode and Wait Mode	314

Chapter 6	Calculation Number of Cycles	
6.1	Instruction queue buffer	

## Quick Reference in Alphabetic Order

Mnemonic	See page for	See page for	Mnemonic	See page for	See page for
	function	instruction code/		function	instruction code/
		number of cycles			number of cycles
ABS	43	174	CMPX	72	206
ADC	44	174	DADC	73	206
ADCF	45	176	DADD	74	208
ADD	46	176	DEC	75	210
ADDX	48	183	DIV	76	210
ADJNZ	49	185	DIVU	77	211
AND	50	186	DIVX	78	212
BAND	52	188	DSBB	79	213
BCLR	53	188	DSUB	80	215
BITINDEX	54	189	ENTER	81	217
BM <i>Cnd</i>	55	190	EXITD	82	217
BMEQ/Z	55	190	EXTS	83	218
BMGE	55	190	EXTZ	84	220
BMGEU/C	55	190	FCLR	85	221
BMGT	55	190	FREIT	86	221
BMGTU	55	190	FSET	87	222
BMLE	55	190	INC	88	223
BMLEU	55	190	INDEXB	89	223
BMLT	55	190	INDEXBD	89	224
BMLTU/NC	55	190	INDEXBS	89	224
BMN	55	190	INDEXL	89	225
BMNE/NZ	55	190	INDEXLD	89	225
BMNO	55	190	INDEXLS	89	226
BMO	55	190	INDEXW	89	226
BMPZ	55	190	INDEXWD	89	227
BNAND	56	192	INDEXWS	89	227
BNOR	57	192	INT	90	228
BNOT	58	193	INTO	91	228
BNTST	59	193	JCnd	92	229
BNXOR	60	194	JEQ/Z	92	229
BOR	61	194	JGE	92	229
BRK	62	195	JGEU/C	92	229
BRK2	63	195	JGT	92	229
BSET	64	196	JGTU	92	229
BTST	65	196	JLE	92	229
BTSTC	66	197	JLEU	92	229
BTSTS	67	198	JLT	92	229
BXOR	68	198	JLTU/NC	92	229
CLIP	69	199	JN	92	229
CMP	70	200	JNE/NZ	92	229

## Quick Reference in Alphabetic Order

Mnemonic	See page for	See page for	Mnemonic	See page for	See page for
	function	instruction code/		function	instruction code/
		number of cycles			number of cycles
JNO	92	229	ROT	128	271
JPZ	92	229	RTS	129	272
JMP	93	229	SBB	130	273
JMPI	94	231	SBJNZ	131	275
JMPS	95	232	SC <i>cnd</i>	132	276
JSR	96	233	SCEQ/Z	132	276
JSRI	97	234	SCGE	132	276
JSRS	98	235	SCGEU/C	132	276
LDC	99	235	SCGT	132	276
LDCTX	100	238	SCGTU	132	276
LDIPL	101	239	SCLE	132	276
MAX	102	239	SCLEU	132	276
MIN	103	241	SCLT	132	276
MOV	104	243	SCLTU/NC	132	276
MOVA	106	252	SCN	132	276
MOV <i>Dir</i>	107	253	SCNE/NZ	132	276
MOVHH	107	253	SCNO	132	276
MOVHL	107	253	SCPZ	132	276
MOVLH	107	253	SCMPU	133	277
MOVLL	107	253	SHA	134	278
MOVX	108	255	SHL	136	281
MUL	109	255	SIN	138	283
MULEX	110	257	SMOVB	139	284
MULU	111	257	SMOVF	140	284
NEG	112	259	SMOVU	141	285
NOP	113	259	SOUT	142	285
NOT	114	260	SSTR	143	286
OR	115	260	STC	144	286
POP	117	263	STCTX	145	288
POPC	118	263	STNZ	146	288
POPM	119	264	STZ	147	289
PUSH	120	265	STZX	148	289
PUSHA	121	267	SUB	149	290
PUSHC	122	267	SUBX	151	294
PUSHM	123	268	TST	152	296
REIT	124	269	UND	154	298
RMPA	125	269	WAIT	155	298
ROLC	126	270	XCHG	156	299
RORC	127	270	XOR	157	299

## Quick Reference by Function

Function	Mnemonic	Content	See page for	See page for
			function	instruction code/
				number of cycles
Transfer	MOV	Transfer	104	243
	MOVA	Transfer effective address	106	252
	MOVDir	Transfer 4-bit data	107	253
	MOVX	Transfer extend sign	108	255
	POP	Restore register/memory	117	263
	РОРМ	Restore multiple registers	119	264
	PUSH	Save register/memory/immediate data	120	265
	PUSHA	Save effective address	121	267
	PUSHM	Save multiple registers	123	268
	STNZ	Conditional transfer	146	288
	STZ	Conditional transfer	147	289
	STZX	Conditional transfer	148	289
	XCHG	Exchange	156	299
Bit	BAND	Logically AND bits	52	188
manupulation	BCLR	Clear bit	53	188
	BITINDEX	Bit index	54	189
	BMCnd	Conditional bit transfer	55	190
	BNAND	Logically AND inverted bits	56	192
	BNOR	Logically OR inverted bits	57	192
	BNOT	Invert bit	58	193
	BNTST	Test inverted bit	59	193
	BNXOR	Exclusive OR inverted bits	60	194
	BOR	Logically OR bits	61	194
	BSET	Set bit	64	196
	BTST	Test bit	65	196
	BTSTC	Test bit & clear	66	197
	BTSTS	Test bit & set	67	198
	BXOR	Exclusive OR bits	68	198
Shift	ROLC	Rotate left with carry	126	270
	RORC	Rotate right with carry	127	270
	ROT	Rotate	128	271
	SHA	Shift arithmetic	134	278
	SHL	Shift logical	136	281
Arithmetic	ABS	Absolute value	43	174
	ADC	Add with carry	44	174
	ADCF	Add carry flag	45	176
	ADD	Add without carry	46	176
	ADDX	Add extend sigh without carry	48	183
	CLIP	Clip	69	199
	CMP	Compare	70	200

## Quick Reference by Function

Function	Mnemonic	Content	See page for	See page for
			function	instruction code/
				number of cycles
Arithmetic	СРМХ	Compare extended sigh	72	206
	DADC	Decimal add with carry	73	206
	DADD	Decimal add without carry	74	208
	DEC	Decrement	75	210
	DIV	Signed divide	76	210
	DIVU	Unsigned divide	77	211
	DIVX	Singed divide	78	212
	DSBB	Decimal subtract with borrow	79	213
	DSUB	Decimal subtract without borrow	80	215
	EXTS	Extend sign	83	218
	EXTZ	Extend zero	84	220
	INC	Increment	88	223
	MAX	Select maximum value	102	239
	MIN	Select minimum value	103	241
	MUL	Signed multiply	109	255
	MULEX	Multiple extend sign	110	257
	MULU	Unsigned multiply	111	257
	NEG	Two's complement	112	259
	RMPA	Calculate sum-of-products	125	269
	SBB	Subtract with borrow	130	273
	SUB	Subtract without borrow	149	290
	SUBX	Subtract extend without borrow	151	294
Logical	AND	Logical AND	50	186
	NOT	Invert all bits	114	260
	OR	Logical OR	115	260
	TST	Test	152	296
	XOR	Exclusive OR	157	299
Jump	ADJNZ	Add & conditional jump	49	185
	SBJNZ	Subtract & conditional jump	131	275
	JCnd	Jump on condition	92	229
	JMP	Unconditional jump	93	229
	JMPI	Jump indirect	94	231
	JMPS	Jump to special page	95	232
	JSR	Subroutine call	96	233
	JSRI	Indirect subroutine call	97	234
	JSRS	Special page subroutine call	98	235
	RTS	Return from subroutine	129	272
String	SCMPU	String compare unequal	133	277
	SIN	String input	138	283
	SMOVB	Transfer string backward	139	284
	SMOVF	Transfer string forward	140	284

## Quick Reference by Function

Function	Mnemonic	Content	See page for	See page for
			function	instruction code/
				number of cycles
String	SMOVU	Transfer string	141	285
	SOUT	String output	142	285
	SSTR	Store string	143	286
Other	BRK	Debug interrupt	62	195
	BRK2	Debug interrupt 2	63	195
	ENTER	Build stack frame	81	217
	EXITD	Deallocate stack frame	82	217
	FCLR	Clear flag register bit	85	221
	FREIT	Fast return from interrupt	86	221
	FSET	Set flag register bit	87	222
	INDEX Type	Index	89	223
	INT	Interrupt by INT instruction	90	228
	INTO	Interrupt on overflow	91	228
	LDC	Transfer to control register	99	235
	LDCTX	Restore context	100	238
	LDIPL	Set interrupt enable level	101	239
	NOP	No operation	113	259
	POPC	Restore control register	118	263
	PUSHC	Save control register	122	267
	REIT	Return from interrupt	124	269
	STC	Transfer from control register	144	286
	STCTX	Save context	145	288
	SCcnd	Store on condition	132	276
	UND	Interrupt for undefined instruction	154	298
	WAIT	Wait	155	298

Mnemonic												Ac	ldre	ess	ing												See	See page
	ROL/RO/R2R0	R0H/R2/-	R1L/R1/R3R1	R1H/R3/-	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24	#IMM8	#IMM16	#IMM24	#IMM32	#IMM	[[An]]	[dsp:8[An]]	[dsp:8[SB/FB]]	[dsp:16[An]]	[dsp:16[SB/FB]]	[dsp:24[An]]	[abs16]	[abs24]	page for function	for instructior code /number of cycles
ABS	√*2	$\checkmark$	√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$								$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	43	174
ADC	√*2		√*3	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$												44	174						
ADCF	√*2		√*3	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	45	176						
ADD <sup>*1</sup>	$\checkmark$		√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	46	176
ADDX	√*2	√*4	√*3	√*5		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$					$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	48	183
ADJNZ <sup>*1</sup>	√*2		√*3	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$					$\checkmark$									49	185						
AND	√*2		√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	50	186
BITINDEX	√*2		√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$														54	189
CLIP	√*2		√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$												69	199
CMP	$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	70	200
CMPX	√*6		√*7		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$					$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	72	206
DADC	√*2		√*3	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$												73	206						
DADD	√*2		√*3	∛ √	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$												74	208
DEC	$\checkmark$			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	75	210						
DIV	√*2	√	√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	76	210
DIVU	√*2		√*3	√	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$							$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	77	211
DIVX	√*2		√*3	√	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	78	212
DSBB	√*2		√*3	√	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	79	213
DSUB	√*2		√*3	√	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	80	215
ENTER																$\checkmark$											81	217
EXTS	√*2		√*3	√	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$															83	218
EXTZ	√*2		√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$															84	220
INC	√*2		√*3		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$							$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	88	223
INDEXType	√*2		√*3			$\checkmark$	$\checkmark$				$\checkmark$																89	223

\*1 Has special instruction addressing.

\*2 Only R0L/R0 can be selected.

\*3 Only R1L/R1 can be selected.

\*4 Only R0L can be selected.

\*5 Only R0H can be selected.

\*6 Only R1L can be selected.

\*7 Only R1H can be selected.

#### Quick Reference by Addressing (general instruction addressing)

Mnemonic	Γ											A	ddr	ess	sinc	1											See	See page
																Í											page	for
	ROL/RO/R2RO	2/-	R1L/R1/R3R1	:3/-			An]	dsp:8[SB/FB]	i[An]	dsp:16[SB/FB]	l[An]			~	16	24	32			[An]]	[dsp:8[SB/FB]]	6[An]]	[dsp:16[SB/FB]]	4[An]]	0	E I	for function	/number
	ROL/R	R0H/R2/-	R1L/R	R1H/R3/-	An	[An]	dsp:8[An]	dsp:8[	dsp:16[An]	dsp:16	dsp:24[An]	abs16	abs24	#IMM8	#IMM16	#IMM24	#IMM32	WWI#	[[An]]	[dsp:8[An]]	[dsp:8	[dsp:16[An]]	[dsp:1	[dsp:24[An]]	[abs16]	[abs24]		of cycles
INT																		$\checkmark$									90	228
JMP <sup>*1</sup>													$\checkmark$														93	229
JMPI <sup>*1</sup>	√*2	√*3	√*4	√*5	$\checkmark$	$\checkmark$			$\checkmark$		$\checkmark$		$\checkmark$														94	231
JMPS																$\checkmark$											95	232
JSRI	√*2	√*3	√*4	√*5	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$														97	234
JSRS														$\checkmark$													98	235
LDC <sup>*1</sup>	√*2	√*3	√*4	√*5	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$				$\checkmark$			$\checkmark$											99	235
LDIPL																		$\checkmark$									101	239
MAX	√*6		√*7	$\checkmark$			$\checkmark$	$\checkmark$	$\checkmark$												102	239						
MIN	√*6		√*7	$\checkmark$			$\checkmark$	$\checkmark$	$\checkmark$												103	241						
MOV <sup>*1</sup>	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	104	243							
MOVA	√*8		√*9		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$														106	252
MOVDir	√*10	√*11	√*12	√*13		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$														107	253
MOVX	√*8		√*9		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$					$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	108	255
MUL	√*6		√*7		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	109	255
MULEX				√*5	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$						$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	110	257
MULU	√*6		√*7	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$											$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	111	257
NEG	√*6		√*7	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$										$\checkmark$	$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	112	259
NOT	√*6	$\checkmark$	√*7	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$											$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	114	260
OR	√*6		√*7	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				$\checkmark$						$\checkmark$	$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	115	260
POP	√*6		√*7	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$										$\checkmark$	$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	117	263
POPM <sup>*1</sup>	$\checkmark$		$\checkmark$	$\checkmark$																							119	264
PUSH	$\checkmark$		$\checkmark$								$\checkmark$			$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	120	265						
PUSHA							$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$														121	267

\*1 Has special instruction addressing.

\*2 Only R0/R2R0 can be selected.

\*3 Only R2 can be selected.

\*4 Only R1/R3R1 can be selected.

\*5 Only R3 can be selected.

\*6 Only R0L/R0 can be selected.

\*7 Only R1L/R1 can be selected.

\*8 Only R2R0 can be selected.

\*9 Only R3R1 can be selected.

\*10 Only R0L can be selected.

\*11 Only R0H can be selected.

\*12 Only R1L can be selected.

\*13 Only R1H can be selected.

#### See page See Mnemonic Addressing page instruction for [dsp:16[SB/FB]] dsp:16[SB/FB] ROL/RO/R2R0 [dsp:8[SB/FB] code R1L/R1/R3R1 dsp:8[SB/FB] function [dsp:16[An]] [dsp:24[An]] dsp:16[An] dsp:24[An] [dsp:8[An]] /number R0H/R2/dsp:8[An] R1H/R3/-#IMM16 #IMM24 #IMM32 [abs16] #IMM8 [abs24] abs16 abs24 of cycles #IMM [[An]] [An] An $\sqrt{}$ $\sqrt{}$ PUSHM\*1 $\sqrt{}$ $\sqrt{}$ 123 √\*2 $\sqrt{}$ √\*3 $\sqrt{}$ ROLC $\sqrt{}$ 126 √\*2 √\*3 $\sqrt{}$ RORC $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 127 ROT √\*2 $\sqrt{}$ $\sqrt{}$ √\*3 $\sqrt{}$ 128 √\*2 $\sqrt{}$ $\sqrt{}$ √\*3 $\sqrt{}$ SBB 130 √\*2 $\sqrt{}$ $\sqrt{}$ √\*3 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ SBJNZ\*1 $\sqrt{}$ $\sqrt{}$ 131 √\*4 √\*5 √\*6 √\*7 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ SCCnd $\sqrt{}$ 132 $\sqrt{}$ SHA 134 $\sqrt{}$ SHL $\sqrt{}$ 136 √\*5 √\*4 STC<sup>\*1</sup> √\*6 √\*7 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 144 $\sqrt{}$ $\sqrt{}$ STCTX\*1 $\sqrt{}$ $\sqrt{}$ 145 √\*2 $\sqrt{}$ √\*3 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ STNZ $\sqrt{}$ 146 √\*2 √\*3 $\sqrt{}$ STZ 147 √\*2 √\*3 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ STZX $\sqrt{}$ 148

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$   $\sqrt{}$  $\sqrt{}$ 

> $\sqrt{}$ λ

> > $\sqrt{}$

 $\sqrt{}$ 

 $\sqrt{}$ ٦

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

λ N for

268

270

270

271

273

275

276

278

281

286

288

288

289

289

290

294

296

299

299

149

151

152

156

157

#### Quick Reference by Addressing (general instruction addressing)

\*1 Has special instruction addressing.

\*2 Only R0L/R0 can be selected.

 $\sqrt{}$ 

√\*8

√\*2

√\*2

√\*2

 $\sqrt{}$ 

√\*9

 $\sqrt{}$ 

 $\sqrt{}$ 

SUB

SUBX

XCHG

XOR

TST

 $\sqrt{}$ 

√\*10 √\*11

 $\sqrt{}$ 

 $\sqrt{}$ √\*3

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

√\*3

√\*3  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

 $\sqrt{}$ 

λ V  $\sqrt{}$ 

 $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ 

\*3 Only R1L/R1 can be selected.

\*4 Only R0 can be selected.

- \*5 Only R2 can be selected.
- \*6 Only R1 can be selected.
- \*7 Only R3 can be selected.

\*8 Only R0L/R2R0 can be selected.

\*9 Only R0H can be selected.

\*10 Only R1L/R3R1 can be selected.

\*11 Only R1H can be selected.

Mnemonic						Ad	dres	sing						See page	See page
	label	SB/FB	ISP/USP	FLG	INTB	SVP/VCT	SVF	DMD0/DMD1	DCT0/DCT1	DRC0/DRC1	DMA0/DMA1	DRA0/DRA1	DSA0/DSA1	for function	for instruction code /number of cycles
ADD <sup>*1</sup>														46	176
ADJNZ <sup>*1</sup>	$\checkmark$													49	185
JCnd	$\checkmark$													92	229
JMP <sup>*1</sup>	$\checkmark$													93	229
JSR <sup>*1</sup>	$\checkmark$													96	233
LDC <sup>*1</sup>		$\checkmark$	$\checkmark$		$\checkmark$			$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	99	235
POPC		$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$			$\checkmark$					118	263
POPM <sup>*1</sup>		$\checkmark$												119	264
PUSHC		$\checkmark$	$\checkmark$		$\checkmark$				$\checkmark$					122	267
PUSHM <sup>*1</sup>		$\checkmark$												123	268
SBJNZ <sup>*1</sup>	$\checkmark$													131	275
STC <sup>*1</sup>		$\checkmark$	$\checkmark$		$\checkmark$			$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	144	286

### Quick Reference by Addressing (special instruction addressing)

\*1 Has general instruction addressing.

Mnemonic	Addressing										See page	See page		
	bit,RoL/ROH	bit,R1L/R1H	bit,An	bit,[An]	bit,base:11[An]	bit,base:11[SB/FB]	bit,base:19[An]	bit,base:19[SB/FB]	bit,base:27[An]	bit,base:27	bit,base:19	U/I/O/B/S/Z/D/C	for function	for instruction code /number of cycles
BAND	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$		$\checkmark$			$\checkmark$			52	188
BCLR	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$		53	188
BMCnd	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	55	190
BNAND	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		56	192
BNOR	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$		57	192
BNOT	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		58	193
BNTST	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		59	193
BNXOR		$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$		60	194
BOR	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$		61	194
BSET	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$		64	196
BTST	$\checkmark$				$\checkmark$		$\checkmark$			$\checkmark$			65	196
BTSTC			$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$			66	197
BTSTS			$\checkmark$		$\checkmark$		$\checkmark$			$\checkmark$			67	198
BXOR	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$		$\checkmark$			$\checkmark$			68	198
FCLR												$\checkmark$	85	221
FSET													87	222

## Quick Reference by Addressing (bit instruction addressing)

## Chapter 1

## Overview

- 1.1 Features of M16C/80 series
- 1.2 Address Space
- 1.3 Register Configuration
- 1.4 Flag Register (FLG)
- 1.5 Register Bank
- 1.6 Internal State after Reset is Cleared
- 1.7 Data Types
- 1.8 Data Arrangement
- **1.9 Instruction Format**
- 1.10 Vector Table

## 1.1 Features of M16C/80 series

The M16C/80 series is a single-chip microcomputer developed for built-in applications where the microcomputer is built into applications equipment.

The M16C/80 series supports instructions suitable for the C language with frequently used instructions arranged in one- byte op-code. Therefore, it allows you for efficient program development with few memory capacity regardless of whether you are using the assembly language or C language. Furthermore, some instructions can be executed in one clock cycle, making fast arithmetic processing possible.

Its instruction set consists of 106 discrete instructions matched to the M16C's abundant addressing modes. This powerful instruction set allows to perform register-register, register-memory, and memory-memory operations, as well as arithmetic/logic operations on bits and 4-bit data.

M16C/80 series models incorporate a multiplier, allowing for high-speed computation.

#### Features of M16C/80 series

#### • Register configuration

Data registers : Four 16-bit registers (of which two registers can be used as 8-bit registers, or two registers are combined and can be used as 32-bit registers)

Address registers : Two 24-bit registers

Base registers : Two 24-bit registers

#### Versatile instruction set

C language-suited instructions (stack frame manipulation)	: ENTER, EXITD, etc.
Register and memory-indiscriminated instructions	: MOV, ADD, SUB, etc.
Powerful bit manipulate instructions	: BNOT, BTST, BSET, etc.
4-bit transfer instructions	: MOVLL, MOVHL, etc.
Frequently used 1-byte instructions	: MOV, ADD, SUB, JMP, etc.
High-speed 1-cycle instructions	: MOV, ADD, SUB, etc.
ACM byte linear address area	

16M-byte linear address area

Relative jump instructions matched to distance of jump

#### • Fast instruction execution time

Shortest 1-cycle instructions : 106 instructions include 39 1-cycle instructions.

#### Speed performance (types incorporating a multiplier, operating at 20 MHz)

Register-register transfer	: 50 ns
Register-memory transfer	: 100 ns
Register-register addition/subtraction	: 50 ns
8 bits x 8 bits register-register operation	: 150 ns
16 bits x 16 bits register-register operation	: 150 ns
16 bits / 8 bits register-register operation	: 0.9 µs
32 bits / 16 bits register-register operation	: 1.2 μs

## 1.2 Address Space

Fig. 1.2.1 shows an address space.

Addresses 00000016 through 0003FF16 make up an SFR (special function register) area. In individual models of the M16C series, the SFR area extends from 0003FF16 toward lower addresses.

Addresses from 00040016 on make up a memory area. In individual models of the M16C series, a RAM area extends from address 00040016 toward higher addresses, and a R0M area extends from FFFFF16 toward lower addresses. Addresses FFFE0016 through FFFFF16 make up a fixed vector area.

0000016	SFR area	The SFR area in each model extends toward lower-address locations as much as available.
00040016	Internal RAM area	<ul> <li>The RAM area in each</li> <li>model extends toward</li> <li>higher-address loca-</li> </ul>
	External memory area	tions as much as available.
	Internal ROM area	The ROM area in each model extends toward
FFFE0016 FFFFFF16	Fixed vector area	lower-address locations as much as available.

Figure 1.2.1 Address area

## **1.3 Register Configuration**

The central processing unit (CPU) contains the 28 registers shown in Figure 1.3.1. Of these registers, R0, R1, R2, R3, A0, A1, FB, and SB each consist of two sets of registers configuring two register banks.



Figure 1.3.1 CPU register configuration

#### (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, R3, R2R0, and R3R1)

These registers consist of 16 bits, and are used primarily for transfers and arithmetic/logic operations. Registers R0 and R1 can be halved into separate high-order (R0H, R1H) and low-order (R0L, R1L) parts for use as 8-bit data registers. Moreover, you can combine R2 and R0 or R3 and R1 to configure a 32-bit data register (R2R0 or R3R1).

#### (2) Address registers (A0 and A1)

These registers consist of 24 bits, and have the similar functions as the data registers. These registers are used for address register-based indirect addressing and address register-based relative addressing.

#### (3) Static base register (SB)

This register consists of 24 bits, and is used for SB-based relative addressing.

#### (4) Frame base register (FB)

This register consists of 24 bits, and is used for FB-based relative addressing.

#### (5) Program counter (PC)

This counter consists of 24 bits, indicating the address of an instruction to be executed next.

#### (6) Interrupt table register (INTB)

This register consists of 24 bits, indicating the initial address of an interrupt vector table.

#### (7) User stack pointer (USP) and interrupt stack pointer (ISP)

There are two types of stack pointers: user stack pointer (USP) and interrupt stack pointer (ISP), each consisting of 24 bits.

The stack pointer (USP/ISP) you want can be switched by a stack pointer select flag (U flag).

The stack pointer select flag (U flag) is bit 7 of the flag register (FLG).

Set an even number to USP and ISP. When an even number is set, execution becomes efficient.

#### (8) Flag register (FLG)

This register consists of 11 bits, and is used as a flag, one bit for one flag. For details about the function of each flag, see Section 1.4, "Flag Register (FLG)."

#### (9) Save flag register (SVF)

This register consists of 16 bits and is used to save the flag register when a high-speed interrupt is generated.

#### (10) Save PC register (SVP)

This register consists of 16 bits and is used to save the program counter when a high-speed interrupt is generated.

#### (11) Vector register (VCT)

This register consists of 24 bits and is used to indicate the jump address when a high-speed interrupt is generated.

#### (12) DMA mode registers (DMD0/DMD1)

These registers consist of 8 bits and are used to set the transfer mode, etc. for DMA.

#### (13) DMA transfer count registers (DCT0/DCT1)

These registers consist of 16 bits and are used to set the number of DMA transfers performed.

#### (14) DMA transfer count reload registers (DRC0/DRC1)

These registers consist of 16 bits and are used to reload the DMA transfer count registers.

#### (15) DMA memory address registers (DMA0/DMA1)

These registers consist of 24 bits and are used to set a memory address at the source or destination of DMA transfer.

#### (16) DMA SFR address registers (DSA0/DSA1)

These registers consist of 24 bits and are used to set a fixed address at the source or destination of DMA transfer.

#### (17) DMA memory address reload registers (DRA0/DRA1)

These registers consist of 24 bits and are used to reload the DMA memory address registers.

## 1.4 Flag Register (FLG)

Figure 1.4.1 shows a configuration of the flag register (FLG). The function of each flag is detailed below.

#### (1) Bit 0: Carry flag (C flag)

This flag holds a carry, borrow, or shifted-out bit that has occurred in the arithmetic/logic unit.

#### (2) Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is set (= 1), a single-step interrupt is generated after an instruction is executed. When an interrupt is acknowledged, this flag is cleared to 0.

#### (3) Bit 2: Zero flag (Z flag)

This flag is set when an arithmetic operation resulted in 0; otherwise, this flag is 0.

#### (4) Bit 3: Sign flag (S flag)

This flag is set when an arithmetic operation resulted in a negative value; otherwise, this flag is 0.

#### (5) Bit 4: Register bank select flag (B flag)

This flag selects a register bank. If this flag is 0, register bank 0 is selected; when the flag is 1, register bank 1 is selected.

#### (6) Bit 5: Overflow flag (O flag)

This flag is set when an arithmetic operation resulted in overflow.

#### (7) Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

When this flag is 0, the interrupt is disabled; when the flag is 1, the interrupt is enabled. When the interrupt is acknowledged, this flag is cleared to 0.

#### (8) Bit 7: Stack pointer select flag (U flag)

When this flag is 0, the interrupt stack pointer (ISP) is selected; when the flag is 1, the user stack pointer (USP) is selected.

This flag is cleared to 0 when a hardware interrupt is acknowledged or an INT instruction of software interrupt numbers 0 to 31 is executed.

#### (9) Bits 8-11: Reserved area

#### (10) Bits 12-14: Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) consists of three bits, allowing you to specify eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt's priority level is higher than the processor interrupt priority level (IPL), this interrupt is enabled.





Figure 1.4.1 Configuration of flag register (FLG)

## 1.5 Register Bank

The M16C has two register banks, each configured with data registers (R0, R1, R2, and R3), address registers (A0 and A1), frame base register (FB), and static base register (SB). These two register banks are switched over by the register bank select flag (B flag) of the flag register (FLG). Figure 1.5.1 shows a configuration of register banks.



Figure 1.5.1 Configuration of register banks

## 1.6 Internal State after Reset is Cleared

The following lists the content of each register after a reset is cleared.

<ul> <li>Data registers (R0, R1, R2, and R3)</li> </ul>	: 000016
<ul> <li>Address registers (A0 and A1)</li> </ul>	: 00000016
Static base register (SB)	: 00000016
<ul> <li>Frame base register (FB)</li> </ul>	: 00000016
<ul> <li>Interrupt table register (INTB)</li> </ul>	: 00000016
<ul> <li>User stack pointer (USP)</li> </ul>	: 00000016
<ul> <li>Interrupt stack pointer (ISP)</li> </ul>	: 00000016
<ul> <li>Flag register (FLG)</li> </ul>	: 000016
DMA mode register (DMD0/DMD1)	: 0016
<ul> <li>DMA transfer count register (DCT0/DCT1)</li> </ul>	: indeterminate
<ul> <li>DMA transfer count reload register (DRC0/DRC1)</li> </ul>	: indeterminate
<ul> <li>DMA memory address register (DMA0/DMA1)</li> </ul>	: indeterminate
<ul> <li>DMA SFR address register (DSA0/DSA1)</li> </ul>	: indeterminate
• DMA memory address reload register (DRA0/DRA1)	: indeterminate
<ul> <li>Save flag register (SVF)</li> </ul>	: indeterminate
Save PC register (SVP)	: indeterminate
Vector register (VCT)	: indeterminate

## 1.7 Data Types

There are four data types: integer, decimal, bit, and string.

#### 1.7.1 Integer

An integer can be a signed or an unsigned integer. A negative value of a signed integer is represented by two's complement.



Figure 1.7.1 Integer data

#### 1.7.2 Decimal

This type of data can be used in DADC, DADD, DSBB, and DSUB.





#### 1.7.3 Bits

#### (1) Register bits

Figure 1.7.3 shows register bit specification.

Register bits can be specified by register direct (**bit**,**RnH**/**RnL** or **bit**,**An**). Use **bit**,**RnH**/**RnL** to specify a bit in data register (**RnH**/**RnL**); use **bit**,**An** to specify a bit in address register (**An**).

For bit in bit,RnH/RnL and bit,An, you can specify a bit number in the range of 0 to 7.



Figure 1.7.3 Register bit specification

### (2) Memory bits

Figure 1.7.4 shows addressing modes used for memory bit specification. Table 1.7.1 lists the address range in which you can specify bits in each addressing mode. Be sure to observe the address range in Table 1.7.1 when specifying memory bits.



Figure 1.7.4 Addressing modes used for memory bit specification

Addressing	Specificati	on range	The access range				
Addressing	Lower limit (address)	Upper limit (address)					
bit,base:19	0000016	00FFFF16					
bit,base:27	0000016	FFFFF16					
bit,base:11[SB]	[SB]	[SB]+000FF16	00000016 to FFFFF16.				
bit,base:19[SB]	[SB]	[SB]+0FFFF16	00000016 to FFFFF16.				
bit,base:11[FB]	[FB]-00008016	[FB]+00007F16	00000016 to FFFFF16.				
bit,base:19[FB]	[FB]-00800016	[FB]+007FFF16	00000016 to FFFFF16.				
bit,[An]	0000016	FFFFF16					
bit,base:11[An]	[An]	[An]+0000FF16	00000016 to FFFFF16.				
bit,base:19[An]	[An]	[An]+00FFFF16	00000016 to FFFFF16.				
bit,base:27[An]	[An]	[An]+FFFFFF16	00000016 to FFFFF16.				

#### (1) Bit specification by bit, base

Figure 1.7.5 shows the relationship between memory map and bit map.

Memory bits can be handled as an array of consecutive bits. Bits can be specified by a given combination of **bit** and **base**. Using bit 0 of the address that is set to **base** as the reference (= 0), set the desired bit position to **bit**. Figure 1.7.6 shows examples of how to specify bit 2 of address 0000A16.



Figure 1.7.5 Relationship between memory map and bit map



Figure 1.7.6 Examples of how to specify bit 2 of address 0000A16

#### (2) SB/FB relative bit specification

For SB/FB-based relative addressing, use bit 0 of the address that is the sum of the address set to static base register (**SB**) or frame base register (**FB**) plus the address set to **base** as the reference (= 0), and set the desired bit position to **bit**.

#### (3) Address register indirect/relative bit specification

For address register indirect addressing, use bit 0 of the address that is set to address register(**An**) as the reference (= 0), and set the desired bit position to **bit**.

For address register indirect addressing, specified bit range is 0 to 7.

For address register relative addressing, use bit 0 of the address that is the sum of the address set to address register (**An**) plus the address set to **base** as the reference (= 0), and set the desired bit position to **bit**.

#### 1.7.4 String

String is a type of data that consists of a given length of consecutive byte (8-bit) or word (16-bit) data. This data type can be used in seven types of string instructions: character string backward transfer (SMOVB instruction), character string forward transfer (SMOVF instruction), specified area initialize (SSTR instruction), character string transfer compare(SCMPU instruction), character string transfer (SMOVU instruction), character string input(SIN instruction) and character string output(SOUT instruction).



Figure 1.7.7 String data

## 1.8 Data Arrangement

#### 1.8.1 Data Arrangement in Register

Figure 1.8.1 shows the relationship between a register's data size and bit numbers.





#### 1.8.2 Data Arrangement in Memory

Figure 1.8.2 shows data arrangement in memory. Figure 1.8.3 shows some examples of operation.



Figure 1.8.2 Data arrangement in memory



Figure 1.8.3 Examples of operation
### **1.9 Instruction Format**

The instruction format can be classified into four types: generic, quick, short, and zero. The number of instruction bytes that can be chosen by a given format is least for the zero format, and increases successively for the short, quick, and generic formats in that order.

The following describes the features of each format.

#### (1) Generic format (:G)

Op-code in this format consists of 2 bytes. This op-code contains information on operation and src<sup>\*1</sup> and dest<sup>\*2</sup> addressing modes.

Instruction code here is comprised of op-code (2-3 bytes), src code (0-4 bytes), and dest code (0-3 bytes).

#### (2) Quick format (:Q)

Op-code in this format consists of two bytes. This op-code contains information on operation and immediate data and dest addressing modes. Note however that the immediate data in this op-code is a numeric value that can be expressed by -7 to +8 or -8 to +7 (varying with instruction).

Instruction code here is comprised of op-code (2 bytes) containing immediate data and dest code (0-3 bytes).

#### (3) Short format (:S)

Op-code in this format consists of one byte. This op-code contains information on operation and src and dest addressing modes.Note however that the usable addressing modes are limited.

Instruction code here is comprised of op-code (1 byte), src code (0-2 bytes), and dest code (0-2 bytes).

#### (4) Zero format (:Z)

Op-code in this format consists of one byte. This op-code contains information on operation (plus immediate data) and dest addressing modes. Note however that the immediate data is fixed to 0, and that the usable addressing modes are limited.

Instruction code here is comprised of op-code (1 byte) and dest code (0-2 bytes).

- \*1 src is the abbreviation of "source."
- \*2 dest is the abbreviation of "destination."

## 1.10 Vector Table

The vector table comes in two types: a special page vector table and an interrupt vector table. The special page vector table is a fixed vector table. The interrupt vector table can be a fixed or a variable vector table.

#### 1.10.1 Fixed Vector Table

The fixed vector table is an address-fixed vector table. The special page vector table is allocated to addresses FFFE0016 through FFFFDB16, and part of the interrupt vector table is allocated to addresses FFFFDC16 through FFFFF16. Figure 1.10.1 shows a fixed vector table.

The special page vector table is comprised of two bytes per table. Each vector table must contain the 16 low-order bits of the subroutine's entry address. Each vector table has special page numbers (18 to 255) which are used in JSRS and JMPS instructions.

The interrupt vector table is comprised of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.



Figure 1.10.1 Fixed vector table

#### 1.10.2 Variable Vector Table

The variable vector table is an address-variable vector table. Specifically, this vector table is a 256-byte interrupt vector table that uses the value indicated by the interrupt table register (INTB) as the entry address (IntBase). Figure 1.10.2 shows a variable vector table.

The variable vector table is comprised of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.

Each vector table has software interrupt numbers (0 to 63). The INT instruction uses these software interrupt numbers.

The built-in peripheral I/O interrupts are assigned to variable vector table by MCU type expansion. Interrupts from the internal peripheral functions are assigned from software interrupt numbers 0. The number of interrupts is different depending on MCU type. To accommodate future increases due to the expansion of product line, Mitsubishi recommend using software interrupt numbers beginning with 63 when you use INT instruction interrupts.

The stack pointer (SP) used for INT instruction interrupts varies with each software interrupt number. For software interrupt numbers 0 through 31, the stack pointer specifying flag (U flag) is saved when an interrupt request is accepted and the interrupt sequence is executed after clearing the U flag to 0 and selecting the interrupt stack pointer (ISP). The U flag that was saved before accepting the interrupt request is restored upon returning from the interrupt handler routine.

For software interrupt numbers 32 through 63, the stack pointer is not switched over.

For peripheral I/O interrupts, the interrupt stack pointer (ISP) is selected irrespective of software interrupt numbers when accepting an interrupt request as for software interrupt numbers 0 through 31.



Figure 1.10.2 Variable vector table

# Chapter 2

# Addressing Modes

- 2.1 Addressing Modes
- 2.2 Guide to This Chapter
- 2.3 General Instruction Addressing
- 2.4 Indirect Instruction Addressing
- 2.5 Special Instruction Addressing
- 2.6 Bit Instruction Addressing
- 2.7 Read and write operations with 24-bit registers

## 2.1 Addressing Modes

This section describes addressing mode-representing symbols and operations for each addressing mode. The M16C has four addressing modes outlined below.

#### (1) General instruction addressing

This addressing accesses an area from address 00000016 through address FFFFF16.

The following lists the name of each general instruction addressing:

- Immediate
- Register direct
- Absolute
- Address register indirect
- Address register relative
- SB relative
- FB relative
- Stack pointer relative

#### (2) Indirect instruction addressing

This addressing accesses an area from address 00000016 through address FFFFF16.

The following lists the name of each indirect instruction addressing:

- Absolute indirect
- Two-stage address register indirect
- Address register relative indirect
- SB relative indirect
- FB relative indirect

#### (3) Special instruction addressing

This addressing accesses an area from address 00000016 through address FFFFF16 and control registers.

The following lists the name of each specific instruction addressing:

• Control register direct

• Program counter relative

#### (4) Bit instruction addressing

This addressing accesses an area from address 00000016 through address FFFFF16.

The following lists the name of each bit instruction addressing:

- Register direct
- Absolute
- Address register indirect
- Address register relative
- SB relative
- FB relative
- FLG direct

## 2.2 Guide to This Chapter

The following shows how to read this chapter using an actual example.



#### (1) Name

Indicates the name of addressing.

#### (2) Symbol

Represents the addressing mode.

#### (3) Explanation

Describes the addressing operation and the effective address range.

#### (4) Operation diagram

Diagrammatically explains the addressing operation.

## 2.3 General Instruction Addressing

Immediate		
#IMM #IMM8	The immediate data indicated by #IMM is the object to be operated on.	#IMM8
#IMM16 #IMM32		#IMM16
		#IMM32
Register dire	ect	Register
ROL ROH R1L R1H R0	The specified register is the object to be operated on.	R0L / R1L
R1 R2		R0 / R1 / R2 / R3 b23 b16b15 b8b7 b0
R3 A0 A1 R2R0 R3R1		A0 / A1
Absolute		Manan
abs16 abs24	The value indicated by abs constitutes the effective address to be operated on. The effective address range is 000000016 to 000FFFF16 at abs16, and 000000016 to 0FFFFF16 at abs24.	abs16 / abs24
Address reg	jister indirect	
[A0] [A1]	The value indicated by the content of address register (A0/A1) constitutes the effective address to be operated on. The effective address range is 000000016 to 0FFFFF16.	Register Memory A0 / A1  address

		T
Address regi	ster relative	
dsp:8[A0] dsp:8[A1] dsp:16[A0] dsp:16[A1] dsp:24[A0] dsp:24[A1]	address to be operated on. However, if the addition resulted in	Memory dsp Register ↓ A0 / A1 address ↓ A0 / A1
SB relative		
dsp:8[SB] dsp:16[SB]	The address indicated by the content of static base register (SB) plus the value indicated by displacement (dsp)—added not including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceeding 0FFFFF16, the bits above bit 25 are ignored, and the address returns to 00000016.	Register Memory SB address → address ↓ dsp → ⊕
FB relative		
dsp:8[FB] dsp:16[FB]	The address indicated by the content of frame base register (FB) plus the value indicated by displacement (dsp)—added including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceeding 000000016- 0FFFFF16, the bits above bit 25 are ignored, and the address returns to 000000016 or 0FFFFF16.	When the dsp value is negative dsp $\rightarrow \oplus$ Register $\uparrow$ FB address dsp $\rightarrow \oplus$ dsp $\rightarrow \oplus$ When the dsp value is positive

Stack pointe	r relative	
dsp:8[SP]	The address indicated by the content of stack pointer (SP) plus the value indicated by displacement (dsp) added including the sign bits—consti- tutes the effective address to be operated on. The stack pointer (SP) here is the one indicated by the U flag. However, if the addition resulted in exceeding 00000016- 0FFFFF16, the bits above bit 25 are ignored, and the address returns to 00000016 or 0FFFFF16. This addressing can be used in MOV instruction.	When the dsp value is negative $dsp \rightarrow \bigoplus$ $Register \uparrow$ $SP address \rightarrow address$ $dsp \rightarrow \bigoplus$ $dsp \rightarrow \bigoplus$ When the dsp value is positive

## 2.4 Indirect Instruction Addressing

Absolute in	direct	
[abs16] [abs24]	The 4-byte value indicated by absolute addressing constitutes the effective address to be operated on. The effective address range is 000000016 to 0FFFFF16.	Memory abs16 / abs24
Two-stage [[A0]] [[A1]]	address register indirect   The 4-byte value indicated by address   register (A0/A1) indirect constitutes the   effective address to be operated on.   The effective address range is   00000016 to 0FFFFF16.	Register       Memory         A0 / A1       address         uddress       address         uddress       address         uddress       address         uddress       address         uddress       address         uddress       uddress         uddress       uddress <tdu< td=""></tdu<>





## 2.5 Special Instruction Addressing

		<u> </u>
Control regi	ister direct	
INTB ISP	The specified control register is the object to be operated on.	INTB
SP SB	This addressing can be used in LDC and STC instructions.	ISP
FB	If you specify SP, the stack pointer	USP
FLG	indicated by the U flag is the object to	
SVP	be operated on.	SB
VCT SVF		FB
DMD0		
DMD1		FLG
DCT0		SVP
DCT1 DRC0		VOT
DRC0 DRC1		VCT
DMA0		SVF
DMA1		DMD0
DSA0		
DSA1 DRA0		DMD1
DRA1		DCT0
		DCT1
		DRC0
		DRC1
		DMA0
		DMA1
		DSA0
		DSA1
		DRA0
		DRA1

	<sub>b23</sub> Register <sub>b0</sub>
INTB	
ISP	b23 b0
USP	b23 b0
SB	b23 b0
FB	b23 b0
FLG	b15 b0
SVP	b23 b0
VCT	b23 b0
SVF	b15 b0
DMD0	
DMD1	
DCT0	b15 b0
DCT1	b15 b0
DRC0	b15 b0
DRC1	b15 b0
DMA0	b23 b0
DMA1	b23 b0
DSA0	
DSA1	b23 b0
DRA0	b23 b0
DRA1	b23 b0

Program	counter relative	
label	<ul> <li>When the jump length specifier         <ul> <li>(.length) is (.S)</li> <li>the base address plus the value indicated by displacement</li></ul></li></ul>	Memory Base address ↓ dsp → ⊕ ↓ Iabel
		+0≦dsp≦+7
		*1 The base address is the (start address of instruction + 2).
	• When the jump length specifier (.length) is (.B) or (.W) the base address plus the value indicated by displacement	Memory When the dsp value is negative
	(dsp)—added including the sign bits —constitutes the effective address.	dsp → ⊕ t
	However, if the addition resulted in exceeding 00000016- 0FFFFF16, the bits above bit 25 are ignored, and the address returns to 000000016 or	Base address ↓ dsp → ⊕
	0FFFFF16. This addressing can be used in JMP	When the dsp value is positive
	and JSR instructions.	
		When the specifier is (.B), -128 $\leq$ dsp $\leq$ +127 When the specifier is (.W), -32768 $\leq$ dsp $\leq$ +32767
		*2 The base address varies with each instruction.

## 2.6 Bit Instruction Addressing

This addressing can be used in the following instructions:

BCLR, BSET, BNOT, BTST, BNTST, BAND, BNAND, BOR, BNOR, BXOR, BNXOR, BM*Cnd*, BTSTS, BTSTC

Register direc	x	
bit,R0L bit,R0H bit,R1L bit,R1H bit,A0 bit,A1	The specified register bit is the object to be operated on. For the bit position ( <b>bit</b> ) you can specify 0 to 7. For the address register (A0,A1), you can specify 8 low-order bits.	bit , R0L b7 R0L b0 L b0 t Bit position
Absolute		
bit,base:19 bit,base:27	The bit that is as much away from bit 0 at the address indicated by <b>base</b> as the number of bits indicated by <b>bit</b> is the object to be operated on. The address range that can be specified by bit,base:19 and bit,base:27 respectively are 000000016 through 000FFFF16 and 000000016 through 0FFFFF16.	base base
Address regi	ster indirect	
bit,[A0] bit,[A1]	The bit that is as much away from bit 0 at address indicated by address register (A0/A1) as the number of bits is the object to be operated on. Bits at addresses 000000016 through 0FFFFF16 can be the object to be operated on. For the bit position ( <b>bit</b> ) you can specify 0 to 7.	Register       b7       b0         A0/A1       address       →          ↑       f         Bit position

Address register i	relative	
bit,base:11[A0] bit,base:11[A1] bit,base:19[A0] bit,base:19[A1] bit,base:27[A0] bit,base:27[A1]	The bit that is as much away from bit 0 at the address indi- cated by <b>base</b> as the number of bits indicated by address regis- ter (A0/A1) is the object to be operated on. However, if the address of the bit to be operated on exceeds 0FFFFFF16, the bits above bit 25 are ignored and the address returns to 00000016. The address range that can be specified by bit,base:11, bit,base:19 and bit,base:27 respectively are 256 bytes, 65,536 bytes and 16,777,216 bytes from address register (A0/ A1) value.	$Memory$ $\downarrow friction for the set of the set$
SB relative	I	
bit,base:11[SB] bit,base:19[SB]	The bit that is as much away from bit 0 at the address indi- cated by static base register (SB) plus the value indicated by <b>base</b> (added not including the sign bits) as the number of bits indicated by <b>bit</b> is the object to be operated on. However, if the address of the bit to be operated on exceeds 0FFFFFF16, the bits above bit 25 are ignored and the address returns to 000000016. The address ranges that can be specified by bit,base: 11, and bit,base:19 respectively are 256 bytes, and 65,536 bytes from the static base register (SB) value.	$Memory \\ \downarrow \\ B \\ address \\ base \\ \rightarrow address \\ \downarrow \\ \downarrow \\ f \\ Bit position \\ Hemory \\ \downarrow \\ f \\ Bit position \\ Hemory \\ \downarrow \\ f \\ f$

FB relative		
bit,base:11[FB] bit,base:19[FB]	The bit that is as much away from bit 0 at the address indi- cated by frame base register (FB) plus the value indicated by <b>base</b> (added including the sign bit) as the number of bits indi- cated by <b>bit</b> is the object to be operated on. However, if the address of the bit to be operated on exceeds 00000016-0FFFFF16, the bits above bit 25 are ignored and the address returns to 00000016 or 0FFFFF16. The address range that can be specified by bit,base:11 and bit,base:19 are 128 bytes toward lower addresses or 127 bytes toward higher addresses from the frame base register (FB) value, and 32,768 bytes toward lower addresses or 32,767 bytes toward higher addresses, re- spectively.	$ \begin{array}{c} & & & & & \\ If the base value is negative & & & & \\ & & & $
FLG direct U I O B S Z D C	The specified flag is the object to be operated on. This addressing can be used in FCLR and FSET instructions.	67 Register 60 FLG U I O B S Z D C

## 2.7 Read and write operations with 24-bit registers

This section describes operation when 24 bits register(A0, A1) is src or dest for each size specifier (.size/.B .W .L).





# Chapter 3

# **Functions**

- 3.1 Guide to This Chapter
- 3.2 Functions
- 3.3 Index Instructions

## 3.1 Guide to This Chapter

This chapter describes the functionality of each instruction by showing syntax, operation, function, selectable src/dest, flag changes, and description examples.

The following shows how to read this chapter by using an actual page as an example.

Chapter 3 Function							3.2	2 Function
		Logica	lly (	OR				0
		0	R		[ Ir	nstruction C	ode/Numbe	r of Cycles
[Syntax ] OR.size (:format) s	a dast				-	$\bigcirc$		Page=
	c,uesi	G	. s	(Can	be	specified)		r aye-
			, w	(				
			,					
[Operation ]		[.]			× /	[.]		
dest ← src ∨ des		[dest]				[dest]		
dest $\leftarrow$ [src] $\lor$ des	st	[dest]	←	[src]	$\vee$	[dest]		
— IFunction 1								
This instruction logic	ally ORs dest	and <i>src</i> toge	the	r and s	tore	es the result	in <i>dest</i> .	
<ul> <li>When (.W) is specif</li> </ul>	•	-						A0, A1), the
high-order bits beco	ne 0. Also, wh	en src is the	add	lress re	egis	ter, the 16 lo	w-order bits	of the addre
register are the data	to be operated	d on.						
— [Selectable src/dest	1		(0			<i>.</i>		
	-		(Se	e the n	ext	page for src/d	est classified b	y format.)
	SIC		_				dest	
R0L/R0 <del>/R2R0</del> R1L/R1 <del>/R3R1</del>	R0H/R2/- R1H/R3 <del>/-</del>			0L/R0			R0H/R2/-	
A0/A0 <del>/A0</del> A1/A1 <del>/A1</del>		[A1]	1	1L/R1 <del>/</del> )/A0 <del>/A</del>		A1/A1 <del>/A1</del>	R1H/R3 <del>/-</del>	[] 1]
dsp:8[A0] dsp:8[A1]	L - 1	dsp:8[FB]		sp:8[A(		dsp:8[A1]	[A0] dsp:8[SB]	[A1] dsp:8[FB]
dsp:16[A0] dsp:16[A							dsp:16[SB]	
dsp:24[A0] dsp:24[A		abs16				dsp:10[/(1] dsp:24[A1]		abs16
#IMM8/#IMM16	-			p.z4[/	١UJ	usp.z4[A1]	ausz4	abs 10
*1 Indirect addressing	dest] can be us	sed in all ad	dres	sing e	xce	pt R0L/R0/R	2R0, R0H/R2	2/-, R1L/R1/
R3R1, R1H/R3/-, S	-			Ũ		•		
$\sim$	,							
— [Flag Change]								
Flag U I O B	S Z D	С						
Change		-						
Conditions	<u> </u>	<u> </u>						
S : The flag is set	when the tran	sfer resulted	d in	MSB c	of d	est = 1: othe	rwise cleare	d.
-	when the tran							
2 . The hag is set				0, 0010				
$\frown$	e 1							
[Description Examp								
	SB],R0L						hits and R0I	are ORed.
OR:B Ram:8[ OR.B:G A0,R0L	-							
OR:B Ram:8[ OR.B:G A0,R0L OR.B:G R0L,A0	-						nded and OF	
OR:B Ram:8[ OR.B:G A0,R0L	SB],R0L							

#### (1) Mnemonic

Indicates the mnemonic explained in this page.

#### (2) Instruction code/number of cycles

Indicates the page in which instruction code/number of cycles is listed. Refer to this page for instruction code and number of cycles.

#### (3) Syntax

Indicates the syntax of the instruction using symbols. If (:format) is omitted, the assembler chooses the optimum specifier.



(a) Mnemonic **OR** 

Describes the mnemonic.

(b) Size specifier size

Describes the data size in which data is handled. The following lists the data sizes that can be speci fied:

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Long word (32 bits)

Some instructions do not have a size specifier.

#### (c) Instruction format specifier (: format)

Describes the instruction format. If (.format) is omitted, the assembler chooses the optimum specifier. If (.format) is entered, its content is given priority. The following lists the instruction formats that can be specified:

- :G Generic format
- :Q Quick format
- :S Short format
- :Z Zero format

Some instructions do not have an instruction format specifier.

#### (d) Operand src, dest

Describes the operand.

- (e) Indicates the data size you can specify in (b).
- (f) Indicates the instruction format you can specify in (c).

	Chapter 3 Functions				3.2	2 Functions
) —	$-\mathbf{OR}$	Logicall	-	~		OR
)+		OF	ı ا آ — — – آ	nstruction C	ode/Numbe	r of Cycles ]
ý+	[/Syntax]		-	$\bigcirc$		
/	OR.size (:format) src,dest	G	S (Can be	coocified)		Page=26
			,	specified)		
		W,	Б			
) +	— [Operation]					
	dest 🗲 src V dest	[dest]	← src ∨	[dest]		
	dest 🕳 [src] 🗸 dest	[dest]	← [src] ∨	[dest]		
)+-	— [(Function ] A The instruction legisally OBs doct a	nd are toget	hor and stor	on the regult	in doct	
	• This instruction logically ORs <i>dest</i> a					AO AA) the O
	• When (.W) is specified for the size s					
	high-order bits become 0. Also, whe		address regis	ster, the 16 ic	ow-order bits	or the address
	register are the data to be operated	on.				
	$\frown$					
5) <del>  -</del>	— [Selectable src/dest ]		(See the next	page for src/d	est classified b	ov format.)
	src		(		dest	, ,
	R0L/R0 <del>/R2R0</del> R0H/R2/-		R0L/R0 <del>/R2</del>		R0H/R2/-	
	R1L/R1/R3R1 R1H/R3/-		R1L/R1 <del>/R3</del>		R1H/R3/-	
		[A1]	A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]
		dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
	dsp:16[A0] dsp:16[A1] dsp:16[SB]				dsp:16[SB]	
		abs16		dsp:24[A1]		abs16
	#IMM8/#IMM16		000.2 ([/ (0]	dop.2 (///)	45621	40010
	*1 Indirect addressing [src]and[dest] can	be used in a	I addressing	except R0L/I	R0/R2R0, R0	H/R2/-, R1L/
	R1/R3R1, R1H/R3/-, SP/SP/SP, an	d #IMM.	-	-		
) —	– [Flag Change ]					
<b>'</b>						
	Flag U I O B S Z D	С				
	Change O O -	_				
	Conditions					
	S : The flag is set when the transf	fer resulted	in MSB of de	est = 1; othe	rwise cleared	d.
	Z_: The flag is set when the transf	fer resulted i	in 0: otherwi	se cleared.		
)	<ul> <li>[Description Example ]</li> </ul>					
'	OR:B Ram:8[SB],R0L					
	OR.B:G A0,R0L		: A0' s	8 low-order	bits and R0L	are ORed.
	OR.B:G R0L,A0				nded and OR	
	OR.B:S #3,R0L					
	OR.W:G [R1],[[A0]]					

(2)

(e)

#### (4) Operation

Explains the operation of the instruction using symbols.

#### (5) Function

Explains the function of the instruction and precautions to be taken when using the instruction.

#### (6) Selectable src / dest (label)

If the instruction has an operand, this indicates the format you can choose for the operand.

						- (a)
	src			dest		
R0L/R0/R2R0			R0L/R0 <del>/R2R0</del>	RÓH/R2/-		- (b)
R1L/R1/R3R1	R1H/R3 <del>/-</del>	$\frown$	R1L/R1 <del>/(R3R)</del>	R1H/R3 <del>/-</del>		(-)
A0/A0 <del>/A0</del> A1/A1 <del>/A1</del>	[A0]	([A1])	A0/A0 <del>/A0</del> A1/A1/ <del>A1</del>	[A0]	[A1]	
dsp:8[A0] dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]_dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	- (c)
dsp:16[A0] dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0] dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0] dsp:24[A1]	abs24	abs16	dsp:24[A0] dsp:24[A1]	abs24	abs16	
#IMM8/#IMM16						- (d)

- (a) Items that can be selected as *src* (source).
- (b) Items that can be selected as *dest* (destination).
- (c) Addressing that cannot be selected.
- (d) Addressing that can be selected.
- (e) Shown on the left side of the slash (R0L) is the addressing when data is handled in bytes (8 bits). Shown on the middle side of the slash (R0) is the addressing when data is handled in words (16 bits).

Shown on the right side of the slash (R2R0) is the addressing when data is handled in words (32 bits).

#### (7) Flag change

Indicates a flag change that occurs after the instruction is executed. The symbols in the table mean the following:

"—" The flag does not change.

" $\bigcirc$ " The flag changes depending on condition.

#### (8) Description example

Shows a description example for the instruction.

The following explains the syntax of each jump instruction JMP, JPMI, JSR, and JSRI by using an actual example.



- S, B, W, A → (d)

#### (3) Syntax

Indicates the instruction syntax using a symbol.

JMP (.length) label

- t t t
- (a) (b) (c)
- (a) Mnemonic **JMP**

Describes the mnemonic.

(b) Jump distance specifier .length

Describes the distance of jump. If (.length) is omitted in JMP or JSR instruction, the assembler chooses the optimum specifier. If (.length) is entered, its content is given priority.

- The following lists the jump distances that can be specified:
  - .S 3-bit PC forward relative (+2 to +9)
  - .B 8-bit PC relative
  - .W 16-bit PC relative
  - .A 24-bit absolute
- (c) Operand label

Describes the operand.

(d) Shows the jump distance that can be specified in (b).

ABS	Absolute value ABSolute	ABS
[ Syntax ]		[Instruction Code/Number of Cycles]
ABS.size dest		Page=174
	——— В , W	
[ Operation ] dest ←   dest   [dest] ←   [dest]		

#### [Function]

- This instruction takes on an absolute value of *dest* and stores it in *dest*.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), the 8 high-oreder bits become 0.

#### [Selectable dest]

dest*1						
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>				
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	0	-	0	0		0

Conditions

- O : The flag is set (= 1) when *dest* before the operation is -128 (.B) or -32768 (.W); otherwise cleared (= 0).
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is indeterminate.

ABS.B	R0L
ABS.W	[A0]
ABS.W	[[A0]]

# ADC

Add with carry ADdition with Carry

# ADC

[ Syntax ] ADC.size [Instruction Code/Number of Cycles]

Page=174

#### [Operation]

dest - src + dest + C

src.dest

#### [Function]

• This instruction adds *dest*, *src* and C flag together and stores the result in *dest*.

**B**, **W** 

- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

#### [Selectable src/dest]

	sr	C			de	st	
R0L/R0 <del>/R2</del> F	<del>\0</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2R</del>	<del>20</del>	R0H/R2 <del>/-</del>	
R1L/R1 <del>/R3F</del>	<del>!1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3F</del>	<del>\1</del>	R1H/R3 <del>/-</del>	
A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]	A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMM	/116						

\*1 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	I	-	0	Ι	0	0	Ι	0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or 32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

ADC.B	#2,R0L	
ADC.W	A0,R0	
ADC.B	A0,R0L	; A0's 8 low-order bits and R0L are added.
ADC.B	R0L,A0	; R0L is zero-expanded and added with A0.
ADC.W	R1,[A1]	

ADCF				Add carry flag ADdition Carry F	ag	ADCF
[ Syntax ]					[Instruction Co	ode/Number of Cycles ]
ADCF.size	dest					Page=176
				—— B,W		
[ Operation ]						
dest 🔶	dest	+	С			
[dest] 🔶	[dest]	+	С			

#### [Function]

- This instruction adds dest and C flag together and stores the result in dest.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), the 8 high-order bits become 0.

#### [Selectable dest]

dest*1						
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>				
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		—	0	—	0	0	-	0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

ADCF.B	R0L
ADCF.W	Ram:16[A0]

#### Add without carry **ADD ADDition** [Syntax] [Instruction Code/Number of Cycles] ADD.size (:format) src.dest - G, Q, S (Can be specified) – B,W,L [Operation]

[dest] ← [dest]

 $[dest] \leftarrow [dest]$ 

ADD

Page = 176

#### dest ← dest dest - dest

Г	Function	1	

• This instruction adds dest and src together and stores the result in dest.

src

[src]

- +

+

• When (.B) is specified for the size specifier (.size) and dest is the address register (A0, A1), src is zero-extended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when src is the address register, the 8 low-order bits of the address register are used as data to be operated on.

+

+

SrC

[src]

- When (.W) is specified for the size specifier (.size) and dest is the address register, the 8 high-order bits become 0. Also, when src is the address register, the 16 low-order bits of the address register are the data to be operated on.
- When (.L) is specified for the size specifier (.size) and dest is the address register, dest is zero-extended to perform operation in 32 bits. The 24 low-order bits of the operation result are stored in dest. Also, when src is the address register, src is zero-extended to perform operation in 32bit. The flags also change states depending on the result of 32bit operation.
- When (.L) is specified for the size specifier (.size) and dest is SP, dest is zero-extended to perform operation in 32 bits, and src is sign-extended to perform operation in 32 bits. The 24 low-order bits of the operation result are stored in dest. The flags also change states depending on the result of 32-bit operation.

[Selectable	src/dest ]*1		(See	e the next pag	ge for <i>src/des</i>	t classified by	/ format.)		
	sr	C		dest					
R0L/R0/R2R0 R0H/R2/-			R0L/R0/R2F	80	R0H/R2/-				
R1L/R1/R3R1		R1H/R3/-		R1L/R1/R3F	81	R1H/R3/-			
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM				SP/SP/SP*3					

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for src and dest simultaneously.

\*3 Operation is performed on the stack pointer indicated by the U flag.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	I	0		0	0		0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +2147483647(.L) or -2147483648(.L), +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Ζ The flag is set when the operation resulted in 0; otherwise cleared.
- С The flag is set when an unsigned operation resulted in exceeding +4294967295(.L) or +65535 (.W) or +255 (.B); otherwise cleared.

#### [Description Example]

ADD.B [[A0]],abs16

#### [src/dest Classified by Format]

#### G format\*1

	sr	С		dest					
R0L/R0/R2R0		R0H/R2/-		R0L/R0/R2R0		R0H/R2/-			
R1L/R1/R3R1		R1H/R3/-		R1L/R1/R3R	.1	R1H/R3/-			
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM8/#IMN	/16/#IMM32			SP/SP/SP*3					

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

\*3 Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM16 for *src*. You can choose only (.L) for the size specifier (.size).

In this case, you cannot use the indirect addressing mode.

#### Q format\*4

	sr	C		dest					
R0L/R0/R2R0		<del>R0H/R2/-</del>		R0L/R0/R2R0		R0H/R2/-			
R1L/R1/R3F	1L/R1/R3R1 R1L/R1/F		R1L/R1/R3F	R1	R1H/R3/-				
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0/A0 A1/A1/A1		[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	dsp:8[A0] dsp:8[A1]		dsp:8[SB]	dsp:8[FB]		
<del>dsp:16[A0]</del>	<del>dsp:16[A1]</del>	<del>dsp:16[SB]</del>	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	<del>dsp:24[A1]</del>	<del>abs24</del>	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM3*6/#IN	#IMM3*6/#IMM4*7								

\*4 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*5 Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM3 for src.

\*6 When dest is the SP, #IMM3 can be selected. The range of values that can be taken on is +1 < #IMM3 < +8.

\*7 When *dest* is not the SP, #IMM4 can be selected. The range of values that can be taken on is  $-8 \le \#IMM4 \le +7$ .

#### S format<sup>\*8</sup>

	S	rc		dest					
R0L/R0	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	<del>abs16</del>	R0L/R0	dsp:8[SB]	dsp:8[FB]	abs16		
#IMM8/#IM	M16* <sup>9</sup>								
# <b>1</b> * <sup>10</sup>	# <b>2</b> * <sup>10</sup>			A0*10	A1* <sup>10</sup>				
#IMM8*10				SP*10					

\*8 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*9 You can choose the (.B) and (.W) for the size specifier (.size).

\*10 You can choose only (.L) for the size specifier (.size). In this case, you cannot use the indirect addressing mode.

# ADDX Add extend sign without carry ADDX ADDition eXtend sign ADDX [ Operation ] Src,dest Add extend sign without carry ADDX

dest	←	dest	+	EXTS(src)	[dest] 🔶	[dest]	+	EXTS(src)
dest	←	dest	+	EXTS([src])	[dest] 🔶	[dest]	+	EXTS([src])

#### [Function]

- Sign-extend the 8-bit src to 32 bits which are added to the 32-bit dest, and the result is stored in dest.
- When *dest* is the address register(A0, A1), *dest* is zero-extended to perform operation in 32 bits. The 24 low-order bits of the operation result are stored in *dest*. The flags also change states depending on the result of 32-bit operation. Also, when *src* is the address register, *src* is zero-extended to perform operation in 8 low-order bits.

#### [Selectable src/dest]\*1

	sr	C		dest					
R0L <del>/R0/R2R0</del>		R0H <del>/R2/-</del>		ROL/RO/R2R0		<del>R0H/R2/</del> -			
R1L <del>/R1/R3R1</del>		R1H <del>/R3/-</del>		<del>R1L/R1/</del> R3R1		<del>R1H/R3/-</del>			
A0 <del>/A0/A0</del>	A1 <del>/A1/A1</del>	[A0]	[A1]	<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM8									

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/ R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change		Ι	0	l	0	0		0

Conditions

- O: The flag is set when a signed operation resulted in exceeding +2147483647(.L) or -2147483648(.L); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in exceeding +4294967295(.L); otherwise cleared.

ADDX	R0L,A0
ADDX	RAM:8[SB],R2R0
ADDX	[A0],A1

Page=185

# Add & conditional jump ADdition then Jump on Not Zero ADJNZ

[Syntax]

[Instruction Code/Number of Cycles]

ADJNZ.size

**ADJNZ** 

— в, w

#### [Operation]

dest  $\leftarrow$  dest + src if dest  $\neq$  0 then jump label

#### [Function]

- This instruction adds dest and src together and stores the result in dest.
- When the addition resulted in any value other than 0, control jumps to **label**. When the addition resulted in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of SBJNZ.

src,dest,label

• When (.W) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), the 8 high-oreder bits become 0.

#### [Selectable src/dest/label]

src			dest		label
	R0L/R0 <del>/R2</del> F	R0L/R0 <del>/R2R0</del>			
			R1H/R3 <del>/-</del>		
#IMM4 <sup>*1</sup>			[A0]	[A1]	$PC^{2}-126 \le label \le PC^{2}+129$
	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
	dsp:24[A0]	dsp:24[A1]	abs24	abs16	

\*1 The range of values that can be taken on is -  $8 \le \#IMM4 \le +7$ .

\*2 PC indicates the start address of the instruction.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_	_	_	_		_	

#### [Description Example]

ADJNZ.W #-1,R0,label

#### Logically AND AND AND AND [Syntax] [Instruction Code/Number of Cycles] AND.size (:format) src.dest Page=186 G, S (Can be specified) - B,W [Operation] dest $\leftarrow$ src $\wedge$ dest [dest] ← src ∧ [dest] $[dest] \leftarrow [src] \land [dest]$ dest 🗕 [src] \land dest

#### [Function]

- This instruction logically ANDs dest and src together and stores the result in dest.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

#### [Selectable src/dest] \*1

(See the next page for *src/dest* classified by format.)

	src				dest			
R0L/R0 <del>/R2R</del>	HO R0H/R2/ F		R0L/R0 <del>/R2R0</del>		R0H/R2/-			
R1L/R1 <del>/R2R</del>	R1L/R1 <del>/R2R0</del> R1H/R3 <del>/-</del>		R1L/R1 <del>/R2R0</del>		R1H/R3 <del>/-</del>			
A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *²	[A0]	[A1]	A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> * <sup>2</sup>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8/#IMN	/116							

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP] and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—			Ι	0	0	Ι	_

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

AND.B:G R0L,A0	rder bits and R0L are ANDed.
AND.B:S #3,R0L ; R0L is zero-e	expanded and ANDed with A0.
AND.W:G [A0],[[A1]]	

#### [src/dest Classified by Format]

#### G format\*1

SrC				dest				
R0L/R0 <del>/R2R</del>	R0L/R0 <del>/R2R0</del> R0H/R2 <del>/-</del> F		R0L/R0 <del>/R2R0</del>		R0H/R2 <del>/-</del>			
R1L/R1 <del>/R2R</del>	<del>:0</del>	R1H/R3 <del>/-</del> R1L/R1 <del>/R2R0</del>		R1L/R1 <del>/R2R0</del>		R1H/R3 <del>/-</del>		
A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> * <sup>2</sup>	[A0]	[A1]	A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *2	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8/#IMN	/116							

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### S format\*3

src			dest				
ROL/RO	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	<del>abs16</del>	R0L/R0	dsp:8[SB]	dsp:8[FB]	abs16
#IMM8/#IMM16							

\*3 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# BAND

[ Syntax ] BAND src Logically AND bits Bit AND carry flag



[Instruction Code/Number of Cycles]

Page=188

#### [ Operation ]

 $C \leftarrow src \land C$ 

#### [Function]

- This instruction logically ANDs the C flag and src together and stores the result in the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

#### [Selectable src]

src						
bit,R0L	bit,R0H	bit,R1L	bit,R1H			
bit,A0	bit,A1	bit,[A0]	bit,[A1]			
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]			
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]			
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19			

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	-	_	-	_	_	0

Conditions

C : The flag is set when the operation resulted in 1; otherwise cleared.

BAND	flag
BAND	4,Ram
BAND	16,Ram:19[SB]
BAND	5,[A0]

# BCLR

Clear bit Bit CLeaR

# BCLR

[ Syntax ] BCLR [Instruction Code/Number of Cycles]

Page=188

#### [ Operation ]

dest ← 0

#### [Function]

• This instruction stores 0 in *dest*.

dest

• When *dest* is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

#### [Selectable dest]

dest						
bit,R0L	bit,R0H	bit,R1L	bit,R1H			
bit,A0	bit,A1	bit,[A0]	bit,[A1]			
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]			
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]			
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19			

#### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	Ι			—		Ι	Ι

-	
BCLR	flag
BCLR	4,Ram
BCLR	16,Ram:19[SB]
BCLR	5,[A0]
## BITINDEX

src

Bit index
BIT INDEX

B,W

## BITINDEX

[ Syntax ] BITINDEX.size

[Instruction Code/Number of Cycles]

Page= 189

[ Operation ]

### [Function]

- This instruction modifies addressing of the next bit instruction.
- No interrupt request is accepted immediately after this instruction.
- The operand specified in *src* constitutes the *src* or *dest* index value for the next bit instruction.
- For details, refer to Section 3.3, "Index Instructions."

### [Selectable src]

src							
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>					
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>					
A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]				
dsp:24[A0]	dsp:24[A1]	abs:24	abs:16				

### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_		I		Ι	l		-

[ Description Example ] BITINDEX R0 BITINDEX [A0]

## BM*Cnd*

Conditional bit transfer Bit Move Condition BM*Cnd* 

[ Syntax ] BM*Cnd* 

[Instruction Code/Number of Cycles]

Page=190

### [Operation]

if true then	dest	←	1
else	dest	+	0

dest

### [Function]

- This instruction transfers the true or false value of the condition indicated by *Cnd* to *dest*. When the condition is true, 1 is transferred; when false, 0 is transferred.
- When *dest* is the address register (A0, A1), you can specify the 8 low-order bits for the address register.
- There are following kinds of *Cnd*.

Cnd	Condition		Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C^Z=0	Equal to or smaller than	≧
ΡZ	S=0	Positive or zero	0≦	N	S=1	Negative	0 >
GE	S∀O=0	Equal to or greater than	≦	LE	(S∀O)∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S∀0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

### [Selectable dest]

dest								
bit,R0L	bit,R0H	bit,R1L	bit,R1H					
bit,A0	bit,A1	bit,[A0]	bit,[A1]					
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]					
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]					
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19					
С								

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—	—	—	—	—	—	—	*1

\*1 The flag changes when you specified the C flag for *dest*.

	2 Dam 14[0D]
BMN	3,Ram:11[SB]
BMZ	С

### BNAND

[ Syntax ] BNAND src Logically AND inverted bits Bit Not AND carry flag

BNAND

[Instruction Code/Number of Cycles]

Page=192

### [ Operation ]

 $C \leftarrow \overline{src} \lor C$ 

### [Function]

- This instruction logically ANDs the C flag and inverted src together and stores the result in the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for address register.

### [Selectable src]

SrC								
bit,R0L	bit,R0H	bit,R1L	bit,R1H					
bit,A0	bit,A1	bit,[A0]	bit,[A1]					
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]					
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]					
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19					

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	I	Ι	-	—	-	—	—	0

Condition

 $C \hspace{0.2cm}:\hspace{0.2cm} The \hspace{0.1cm} \text{flag is set when the operation resulted in 1; otherwise cleared.}$ 

BNAND	flag
BNAND	4,Ram
BNAND	16,Ram:19[SB]
BNAND	5,[A0]

src

## **BNOR**

Logically OR inverted bits Bit Not OR carry flag



[ Syntax ] BNOR [Instruction Code/Number of Cycles]

Page=192

### [Operation]

 $C \leftarrow \overline{src} \lor C$ 

### [Function]

- This instruction logically ORs the C flag and inverted src together and stores the result in the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for address register.

### [Selectable src]

src								
bit,R0L	bit,R0H	bit,R1L	bit,R1H					
bit,A0	bit,A1	bit,[A0]	bit,[A1]					
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]					
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]					
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19					

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	I				Ι	_	0

Condition

C : The flag is set when the operation resulted in 1; otherwise cleared.

BNOR	flag
BNOR	4,Ram
BNOR	16,Ram:19[SB]
BNOR	5,[A0]

dest

## BNOT

Invert bit Bit NOT

## BNOT

[ Syntax ] BNOT [Instruction Code/Number of Cycles]

Page=193

### [Operation]

dest 🔶 dest

### [Function]

- This instruction inverts dest and stores the result in dest.
- When *dest* is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [Selectable dest]

dest							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	_		_	-	-	Ι

flag
4,Ram
16,Ram:19[SB]
5,[A0]

## BNTST

Test inverted bit Bit Not TeST BNTST

[ Syntax ] BNTST src [Instruction Code/Number of Cycles]

Page=193

### [Operation]

Ζ	+	src

C ← src

### [Function]

- This instruction transfers inverted src to the Z flag and inverted src to the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [Selectable src]

src							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change -	—	-	Ι	Ι	Ι	0	Ι	0

Conditions

- Z : The flag is set when *src* is 0; otherwise cleared.
- C : The flag is set when *src* is 0; otherwise cleared.

BNTST	flag
BNTST	4,Ram
BNTST	16,Ram:19[SB]
BNTST	5,[A0]

## **BNXOR**

[ Syntax ] BNXOR src Exclusive OR inverted bits Bit Not eXclusive OR carry flag

BNXOR

[Instruction Code/Number of Cycles]

Page=194

### [Operation]

C ← src ∀ C

### [Function]

- This instruction exclusive ORs the C flag and inverted src and stores the result in the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [Selectable src]

src							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		Ι	Ι	Ι		Ι		0

Conditions

C : The flag is set when the operation resulted in 1; otherwise cleared.

BNXOR	flag
BNXOR	4,Ram
BNXOR	16,Ram:19[SB]
BNXOR	5,[A0]

## BOR

[ Syntax ] BOR src Logically OR bits Bit OR carry flag



[Instruction Code/Number of Cycles]

Page=194

### [Operation]

C ← src ∨ C

### [Function]

- This instruction logically ORs the C flag and src together and stores the result in the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [ Selectable src ]

src							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change			I	—	-		-	0

Conditions

C : The flag is set when the operation resulted in 1; otherwise cleared.

BOR	flag
BOR	4,Ram
BOR	16,Ram:19[SB]
BOR	5,[A0]

## BRK

Debug interrupt BReaK

## BRK

[ Syntax ] BRK

### [Operation]

• When anything other than FF16 exists in addresses from FFFFE416 to FFFFE716

SP SP - 2 ~ FLG M(SP) SP SP - 2 M(SP)\*<sup>1</sup> (PC + 1)H -SP SP - 2 (PC + 1)ML M(SP) -PC -M(FFFFE416)

\*1 The 8 high-order bits become indeterminate.

### [Function]

- This instruction generates a BRK interrupt.
- The BRK interrupt is a nonmaskable interrupt.

```
[Instruction Code/Number of Cycles]
Page=195
```

- When FF16 exists in all addresses from FFFFE416 to FFFFE716

\*2 The 8 high-order bits become indeterminate.

### [Flag Change ]<sup>\*1</sup>

Flag	U	I	0	В	S	Ζ	D	С	,
Change	0	0	-	_		_	0	_	

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.
- \*1 The flags are saved to the stack area before the BRK instruction is executed. After the interrupt, the flags change state as shown on the left.

[Description Example]

BRK

## BRK2

Debug interrupt2 BReaK2

## BRK2

[ Syntax ] BRK [Instruction Code/Number of Cycles]

Page=195

### [Operation]

SP	←	SP - 2
M(SP)	+	FLG
SP	←	SP - 2
M(SP)* <sup>1</sup>	←	(PC + 1)H
SP	+	SP - 2
M(SP)	+	(PC + 1)ML
PC	←	M(002016)

\*1 The 8 high-order bits become indeterminate.

### [Function]

- This instruction is provided for exclusive use in debuggers. Do not use it in user programs.
- A BRK2 interrupt is generated.
- The BRK2 interrupt is a nonmaskable interrupt.

### [Flag Change ]<sup>\*1</sup>

-	•		• •							
	Flag	U	I	0	В	S	Ζ	D	С	ł
	Change	0	0	_	—			0	Ι	

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.
- \*1 The flags are saved to the stack area before the BRK2 instruction is executed. After the interrupt, the flags change state as shown on the left.

[ Description Example ] BRK2

BSET
------

Set bit Bit SET



[ Syntax ] BSET [Instruction Code/Number of Cycles]

Page=196

### [Operation]

dest 🔶 1

### [Function]

• This instruction stores 1 in *dest*.

dest

• When *dest* is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [Selectable dest]

dest					
bit,R0L	bit,R0H	bit,R1L	bit,R1H		
bit,A0	bit,A1	bit,[A0]	bit,[A1]		
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]		
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]		
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19		

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_			—		_		Ι

ET -	flag
	nug
T	4,Ram
ΞT	16,Ram:19[SB]
ET	5,[A0]
ET ET	4,Ram 16,Ram:19[SE

BTST	Test bit <b>Bit TeST</b>	BTST
[ Syntax ]	[ Instruc	tion Code/Number of Cycles ]
BTST (:format) src		Page=196
	<b>G</b> , <b>S</b> (Can be specified)	
[ Operation ] Z ← src C ← src		

- This instruction transfers inverted src to the Z flag and non-inverted src to the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [Selectable src]

### G format\*1

src					
bit,R0L	bit,R0H	bit,R1L	bit,R1H		
bit,A0	bit,A1	bit,[A0]	bit,[A1]		
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]		
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]		
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19		

### S format

	src	
bit,base:19		

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		Ι		1		0	Ι	0

Conditions

- Z : The flag is set when *src* is 0; otherwise cleared.
- C : The flag is set when *src* is 1; otherwise cleared.

BTST	flag
BTST	4,Ram
BTST	16,Ram:19[SB]
BTST	5,[A0]

dest

## BTSTC

Test bit & clear Bit TeST & Clear

## BTSTC

[ Syntax ] BTSTC [Instruction Code/Number of Cycles]

Page= 197

### [Operation]

Z	+	dest
С	+	dest
dest	←	0

### [Function]

- This instruction transfers inverted *dest* to the Z flag and non-inverted *dest* to the C flag. Then it stores 0 in *dest*.
- When *dest* is the address register (A0, A1), you can specify the 8 low-order bits for the address register.
- Do not use this instruction for dest in SFR area.

### [Selectable dest]

dest							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-			-		0		0

Conditions

- Z : The flag is set when *dest* is 0; otherwise cleared.
- C : The flag is set when *dest* is 1; otherwise cleared.

BTSTC	flag
BTSTC	4,Ram
BTSTC	16,Ram:19[SB]
BTSTC	5,[A0]

dest

## BTSTS

Test bit & set Bit TeST & Set

## BTSTS

[ Syntax ] BTSTS [Instruction Code/Number of Cycles]

Page=198

### [Operation]

Z	←	dest
С	+	dest
dest	←	1

### [Function]

- This instruction transfers inverted *dest* to the Z flag and non-inverted *dest* to the C flag. Then it stores 1 in *dest*.
- When *dest* is the address register (A0, A1), you can specify the 8 low-order bits for the address register.
- Do not use this instruction for dest in SFR area.

### [Selectable dest]

dest							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	-		-		0		0

Conditions

- Z : The flag is set when *dest* is 0; otherwise cleared.
- C : The flag is set when *dest* is 1; otherwise cleared.

BTSTS	flag
BTSTS	4,Ram
BTSTS	16,Ram:19[SB]
BTSTS	5,[A0]

## BXOR

Exclusive OR bits Bit eXclusive OR carry flag

## **BXOR**

[ Syntax ] BXOR src [Instruction Code/Number of Cycles]

Page=198

### [Operation]

C ← src ∀ C

### [Function]

- This instruction exclusive ORs the C flag and *src* together and stores the result in the C flag.
- When src is the address register (A0, A1), you can specify the 8 low-order bits for the address register.

### [Selectable src]

src							
bit,R0L	bit,R0H	bit,R1L	bit,R1H				
bit,A0	bit,A1	bit,[A0]	bit,[A1]				
bit,base:11[A0]	bit,base:11[A1]	bit,base:11[SB]	bit,base:11[FB]				
bit,base:19[A0]	bit,base:19[A1]	bit,base:19[SB]	bit,base:19[FB]				
bit,base:27[A0]	bit,base:27[A1]	bit,base:27	bit,base:19				

### [Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change			_			_	0

Conditions

 $C \hspace{0.2cm}:\hspace{0.2cm} \text{The flag is set when the operation resulted in 1; otherwise cleared.}$ 

BXOR	flag
BXOR	4,Ram
BXOR	16,Ram:19[SB]
BXOR	5,[A0]

CLI	Р	CLIP CLIP	CLIP
[ Syntax			[Instruction Code/Number of Cycles]
CLIP.	size src1, src2, dest	— В, W	Page= 199
[ Operat	ion ]		
if	src1 > dest		
then	dest 🗲 src1		
if	src2 < dest		
then	dest 🔶 src2		
[ Function	on ]		

- Signed compares src1 and *dest* and stores the content of src1 in *dest* if src1 is greater than *dest*. Next, signed compares src2 and *dest* and stores the content of src2 in *dest* if src2 is samller than *dest*. When src1 ≤ dest ≤ src2, dest is not changed.
- When (.W) is specified for the size specifier (.size), dest is the address register and writing to dest, the 8 high-order bits become 0.
- Src1 and src2 are set "src1<src2".

### [Selectable src/dest/label]

	src1, src2				de	st	
R0L/R0/R2R0 R0H/R2/-		R0L/R0 <del>/R2R0</del>		R0H/R2/-			
R1L/R1/R3R	<del>\1</del>	<del>R1H/R3/-</del>		R1L/R1 <del>/R3R1</del>		R1H/R3/-	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0</del> /A0 <del>/A0</del> A1/A1/A1		[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	<del>dsp:8[FB]</del>	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	<del>dsp:16[SB]</del>	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	<del>abs16</del>	dsp:24[A0] dsp:24[A1]		abs24	abs16
#IMM8/#IMN	#IMM8/#IMM16						

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_	_		_	—	—	_

CLIP.W	#5,#10,R1
CLIP.W	#-5,#5,[A0]

СМР	Compare CoMPare	СМР		
[ Syntax ]	[ Instruct	ion Code/Number of Cycles ]		
CMP.size (:format)	src,dest Page=20			
	<b>G</b> , <b>Q</b> , <b>S</b> (Can be specified)			
	———— B , W, L			
[ Operation ]				
dest - src	[dest] - src			
dest - [src]	[dest] - [src]			

- Each flag bit of the flag register varies depending on the result of subtraction of *src* from *dest*.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.L) is specified for the size specifier (.size), and *src* or *dest* is the address register, address register is zero-extended to perform operation in 32 bits. The flags also change states depending on the result of 32-bit operation.

### [Selectable src/dest]\*1

(See the next page for *src/dest* classified by format.)

	sr	C		dest			
R0L/R0/R2R0 R0H/R2/-			R0L/R0/R2R0		R0H/R2/-		
R1L/R1/R3R1 R1H/R3/-			R1L/R1/R3F	R1	R1H/R3/-		
A0/A0/A0*2	A1/A1/A1*2	[A0] [A1]		A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM4/#IMN	#IMM4/#IMM8/#IMM16/#IMM32						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 If you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			0		0	0	-	0

Conditions

- O: The flag is set when a signed operation resulted in exceeding +2147483647(.L) or -2147483648(.L), +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

CMP.B:S	#10,R0L	
CMP.W:G	R0,A0	
CMP.W	#-3,R0	
CMP.B	#5,Ram:8[FB]	
CMP.B	A0,R0L	; A0's 8 low-order bits and R0L are compared.

### [src/dest Classified by Format]

### G format\*1

	sr	C		dest			
R0L/R0/R2R0 R0H/R2/-			R0L/R0/R2R0		R0H/R2/-		
R1L/R1/R3R	R1L/R1/R3R1 R1H/R3/-		R1L/R1/R3F	R1	R1H/R3/-		
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A0] [A1]		A1/A1/A1*2	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM4/#IMN	/18/#IMM16/#I	MM32					

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 If you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

### Q format\*3\*4

	SIC				de	st	
R0L/R0/R2R0 R0H/R2/-			R0L/R0 <del>/R2R0</del>		R0H/R2 <del>/-</del>		
R1L/R1/R3F	R1L/R3R1 R1L/R1/R3R1		R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>		
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0 <del>/A0</del> A1/A1 <del>/A1</del>		[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	<del>dsp:8[FB]</del>	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
<del>dsp:16[A0]</del>	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
<del>dsp:24[A0]</del>	dsp:24[A1]	abs24	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM4*5 <del>/#I</del> ₩	#IMM4*5/#IMM8/#IMM16/#IMM32						

\*3 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*4 You can only specify (.B) or (.W) for the size specifier (.size).

\*5 The range of values that can be taken on is  $-8 \le \#IMM4 \le +7$ .

### S format<sup>\*6\*7</sup>

	src				des	t	
ROL/RO	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	<del>abs16</del>	R0L/R0	dsp:8[SB]	dsp:8[FB]	abs16
#IMM8/#IM	M16						
ROL/RO	dsp:8[SB]	dsp:8[FB]	abs16	R0L/R0	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	<del>abs16</del>
#IMM							

\*6 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*7 You can only specify (.B) or (.W) for the size specifier (.size).

## CMPX

Compare extended sign CoMPare eXtend sign CMPX

[ Syntax ] CMPX [Instruction Code/Number of Cycles]

Page=206

### [Operation]

dest/[dest] - EXTS(src)

src,dest

### [Function]

- Each flag of the flag register changes state according to the result derived by subtracting the signextended 32-bit *src* from the 32-bit *dest*.
- When *dest* is the address register (A0, A1), it is zero-extended to perform operation in 32 bits and the flags change their states depending on the result.

### [Selectable src/dest]\*1

	sr	C		dest				
ROL/RO/R2F	<del>२0</del>	<del>R0H/R2/-</del>		ROL/RO/R2F	20	<del>R0H/R2/-</del>		
R1L/R1/R3F	<del>{1</del>	<del>R1H/R3/-</del>		R1L/R1/R3F	R1	<del>R1H/R3/-</del>		
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
<del>dsp:16[A0]</del>	<del>dsp:16[A1]</del>	<del>dsp:16[SB]</del>	<del>dsp:16[FB]</del>	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
<del>dsp:24[A0]</del>	<del>dsp:24[A1]</del>	<del>abs24</del>	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8								

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		Ι	0		0	0		0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +2147483647(.L) or -2147483648(.L), otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

CMPX	#10,R2R0
CMPX	#5,A0

## DADC Decimal add with carry DADC [ Syntax ] [Instruction Code/Number of Cycles ] DADC.size src,dest Page=206 B, W [Operation ]

dest - src + dest + C

### [Function]

- This instruction adds dest, src, and C flag together in decimal and stores the result in dest.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

### [Selectable src/dest]

	src				dest				
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2/-			
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>			
<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM8/#IMN	И16								

### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	1	Ι	-	0	0	_	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in exceeding +9999 (.W) or +99 (.B); otherwise cleared.

DADC.B	#3,R0L
DADC.W	R1,R0
DADC.W	[A0],R2

## DADD

Decimal add without carry Decimal ADDition DADD

Page=208

[ Syntax ] DADD.size src,dest

[Instruction Code/Number of Cycles]

### [Operation]

dest ← src + dest

### [Function]

• This instruction adds *dest* and *src* together in decimal and stores the result in *dest*.

B,W

• When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

### [Selectable src/dest]

	sr	С		dest				
R0L/R0 <del>/R2R</del>	<del>}0</del>	R0H/R2/-		R0L/R0/R2F	<del>}0</del>	R0H/R2/-		
R1L/R1 <del>/R3R</del>	<del>\1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del> F	<del>\1</del>	R1H/R3 <del>/-</del>		
<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8/#IMN	/116							

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_			0	0		0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in exceeding +9999 (.W) or +99 (.B); otherwise cleared.

DADD.B	#3,R0L
DADD.W	R1,R0
DADD.W	[A0],[A1]

DEC		Decrement DECrement	DEC
[ Syntax ] DEC.size	dest	— В, W	[ Instruction Code/Number of Cycles ] Page= 210
[ Operation ] dest ←	dest - 1	[dest] ← [dest] -	1

- This instruction decrements 1 from *dest* and stores the result in *dest*.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0.

### [Selectable dest]

	dest*1								
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2/-							
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>							
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	I	I	0	0	_	l

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

DEC.W	A0
DEC.B	R0L
DEC.W	R0

DIV	Signed divide DIVide	DIV
[ Syntax ]		[Instruction Code/Number of Cycles]
DIV.size src		Page=210
	— B,W	
[ Operation ]		
When the size specifier (.size) is (.W)	)	
R0 (quotient), R2 (remainder)	← R2R0÷ src/[src]	
• When the size specifier (.size) is (.B)		
R0L (quotient), R0H (remainde	er) ← R0÷ src/[src]	

- This instruction divides R2R0 (R0)<sup>\*1</sup> by signed *src* and stores the quotient in R0 (R0L)<sup>\*1</sup> and the remainder in R2 (R0H)<sup>\*1</sup>. The remainder has the same sign as the dividend. Shown in ()<sup>\*1</sup> are the registers that are operated on when you selected (.B) for the size specifier (.size).
- When (.B) is specified for the size specifier (.size) and *src* is the address register (A0, A1), the 8 loworder bits of the address register are used as data to be operated on. The O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. R0L and R0H is undefined.
- When (.W) is specified for the size specifier (.size) and *src* is the address register, the 16 low-order bits of the address register are the data to be operated on. The O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. R0 and R2 is undefined.

### [Selectable src]

SrC*2						
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2/-				
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3/-				
A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			
#IMM8/#IMM	Л16					

\*2 Indirect addressing [src] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	1	0	l	I		_	

Conditions

O: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

### [Description Example]

DIV.B	A0
DIV.B	#4
DIV.W	R0
DIV.W	[[A1]]

;A0's 8 low-order bits is the divisor.

## DIVU

Unsigned divide **DIVide Unsigned** 

B,W

## DIVU

[Syntax]

**DIVU.size** src [Instruction Code/Number of Cycles]

Page=211

### [Operation]

• When the size specifier (.size) is (.W)

R0 (quotient), R2 (remainder) ← R2R0 ÷ src/[src]

• When the size specifier (.size) is (.B)

R0L (quotient), R0H (remainder) ← R0 ÷src/[src]

### [Function]

- This instruction divides R2R0 (R0)<sup>\*1</sup> by unsigned src and stores the quotient in R0 (R0L)<sup>\*1</sup> and the remainder in R2 (R0H)<sup>\*1</sup>. Shown in ()<sup>\*1</sup> are the registers that are operated on when you selected (.B) for the size specifier (.size).
- When (.B) is specified for the size specifier (.size) and src is the address register (A0, A1), the 8 loworder bits of the address register are used as data to be operated on. The O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. R0L and R0H is undefined.
- When (.W) is specified for the size specifier (.size) and src is the address register, the 16 low-order bits of the address register are the data to be operated on. The O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. R0 and R2 is undefined.

### [Selectable src]

SrC*2							
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>					
R1L/R1 <del>/R3F</del>	<del>{1</del>	R1H/R3 <del>/-</del>					
A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]				
dsp:24[A0]	dsp:24[A1]	abs24	abs16				
#IMM8/#IMM16							

\*2 Indirect addressing [src] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	0	_		_	_	_

Conditions

0: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

### [Description Example]

DIVU.B	A0
DIVU.B	#4
DIVU.W	R0
DIVU.W	[[A0]]

;A0's 8 low-order bits is the divisor.

## DIVX

Singed divide **DIVide eXtension** 

B,W



[Syntax]

**DIVX.size** src [Instruction Code/Number of Cycles]

Page=212

### [Operation]

• When the size specifier (.size) is (.W)

R0 (quotient), R2 (remainder) ← R2R0÷ src/[src]

• When the size specifier (.size) is (.B)

R0L (quotient), R0H (remainder) ← R0÷ src/[src]

### [Function]

- This instruction divides R2R0 (R0)<sup>\*1</sup> by signed src and stores the quotient in R0 (R0L)<sup>\*1</sup> and the remainder in R2 (R0H)<sup>\*1</sup>. The remainder has the same sign as the divisor. Shown in ()<sup>\*1</sup> are the registers that are operated on when you selected (.B) for the size specifier (.size).
- When (.B) is specified for the size specifier (.size) and src is the address register (A0, A1), the 8 loworder bits of the address register are used as data to be operated on. The O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. R0L and R0H is undefined.
- When (.W) is specified for the size specifier (.size) and src is the address register, the 16 low-order bits of the address register are the data to be operated on. The O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. R0 and R2 is undefined.

### [Selectable src]

SrC*2							
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>					
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>					
A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]				
dsp:24[A0]	dsp:24[A1]	abs24	abs16				
#IMM8/#IMN	#IMM8/#IMM16						

\*2 Indirect addressing [src] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_	0		_		—	_

Conditions

O : The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

### [Description Example]

DIVX.B	A0
DIVX.B	#4
DIVX.W	R0

; A0's 8 low-order bits is the divisor.

DSBB	Decimal subtract with borrow Decimal SuBtract with Borrow	DSBB
[ Syntax ]	[ Instruc	ction Code/Number of Cycles ]
DSBB.size src,dest		Page=213
	———— B , W	
[ Operation ] dest ← dest - src -	C	

- This instruction subtracts src and inverted C flag from dest in decimal and stores the result in dest.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

### [Selectable src/dest]

	sr	С		dest				
R0L/R0 <del>/R2</del> F	R0L/R0 <del>/R2R0</del> F		R0H/R2/-		R0L/R0 <del>/R2R0</del>			
R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>		R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>		
<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8/#IMN	/116							

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_		-	0	0	-	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in any value equal to or greater than 0; otherwise cleared.

DSBB.B	#3,R0L
DSBB.W	R1,R0
DSBB.W	[A0],[A1]

# DSUB Decimal subtract without borrow DSUB [Syntax] [Instruction Code/Number of Cycles] DSUB.size src,dest B, W [Operation] dest ← dest - src

### [Function]

- This instruction subtracts src from dest in decimal and stores the result in dest.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

### [Selectable src/dest]

	sr	С			de	st	
R0L/R0 <del>/R2</del> F	R0L/R0 <del>/R2R0</del> R0H/R2/-			R0L/R0 <del>/R2R0</del>		R0H/R2/-	
R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>		R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>	
<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/116						

### [Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	-	Ι	l	0	0	-	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in any value equal to or greater than 0; otherwise cleared.

DSUB.B	#3,R0L
DSUB.W	R1,R0
DSUB.W	[A0],[A1]

ENTE [ Syntax ] ENTER	R src		Build stack frame ENTER function [Instru	ENTER uction Code/Number of Cycles ] Page=217
[ Operation ]				
SP	←	SP - 2		
M(SP)* <sup>1</sup>	←	FBн		
SP	←	SP - 2		
M(SP)	←	FBL		
FB	←	SP		
SP	←	SP - <i>src</i>	*1 The 8 high-order bits b	pecome indeterminate.

- This instruction generates a stack frame. *src* represents the size of the stack frame. Set an even number for *src*. (You can set odd number, but it is more effective to set even number for operation.)
- The diagrams below show the stack area status before and after the ENTER instruction is executed at the beginning of a called subroutine.



### [Selectable src]

		src
#IN	MM8	

### [Flag Change]

ſ	Flag	U	I	0	В	S	Ζ	D	С
	Change		_	I			I	_	Ι

### [ Description Example ]

ENTER #4

## EXITD

Deallocate stack frame

**EXIT and Deallocate stack frame** 



[Instruction Code/Number of Cycles]

Page=217

### [Operation]

[Syntax]

EXITD

SP	←	FB		
FBL	←	M(SP)		
SP	←	SP +	2	
FBн	←	M(SP)		
SP	←	SP +	2	
PCL	←	M(SP)		
SP	←	SP +	2	
РСн	←	M(SP)* <sup>1</sup>		
SP	←	SP +	2	*1 The 8 high-order bits become indeterminate.

### [Function]

- This instruction deallocates the stack frame and exits from the subroutine.
- Use this instruction in combination with the ENTER instruction.
- The diagrams below show the stack area status before and after the EXITD instruction is executed at the end of a subroutine in which an ENTER instruction was executed.

Before instruction execution

### After instruction execution



### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	I		—		_	_	-

### [ Description Example ] EXITD



- This instruction sign extends *dest* and stores the result in *dest*.
- When you selected (.B) for the size specifier (.size), *src* or *dest* is sign extended to 16 bits. When dest is the address register(A0, A1), the 8 high-order bits become 0.
- When you selected (.W) for the size specifier (.size), *dest* is sign extended to 32 bits. When R0 is selected for *dest*, R2 is used for the upper byte; when R1 is selected, R3 is used for the upper byte. When dest is the address register, stores the 24 low-order bits of result in dest.

### [Selectable src/dest]

dest*1							
R0L/R0 <del>/R2</del> F	<del>20</del>	<del>R0H/R2/-</del>					
R1L/R1 <del>/R3</del> F	<del>{1</del>	<del>R1H/R3/-</del>					
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]				
dsp:24[A0]	dsp:24[A1]	abs24	abs16				

\*1 You can only specify(.B) or (.W) for the size of specifier (.size).

	sr	°C*2		dest*2				
R0L/R0/R2F	<del>{0</del>	R0H <del>/R2/-</del>		ROL/RO/R2RO		<del>R0H/</del> R2 <del>/-</del>		
R1L <del>/R1/R3R</del>	R1L <del>/R1/R3R1</del> R1H <del>/R3/-</del>		<del>R1L/</del> R1 <del>/R3R1</del>		<del>R1H/</del> R3 <del>/-</del>			
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	[A0]	[A1]	<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	

\*2 You can only specify(.B) for the size of specifier (.size).

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		—			0	0		l

### Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

EXTS.B	R0L
EXTS.W	R0
EXTS.W	[A0]

## EXTZ

Extend zero
EXTend Zero



[ Syntax ] EXTZ [Instruction Code/Number of Cycles]

Page=220

### [Operation]

dest ← EXTZ(src)

src,dest

### [Function]

• This instruction zero-extends *src* to 16 bits and stores the result in *dest*. When dest is the address register(A0, A1), the 8 high-order bits become 0.

### [Selectable src/dest]

	sr	С		dest				
R0L <del>/R0/R2R0</del> R0H <del>/R2/-</del> F		ROL/RO/R2F	<del>20</del>	<del>R0H/</del> R2/-				
R1L <del>/R1/R3R1</del>		R1H <del>/R3/-</del>		<del>R1L/</del> R1 <del>/R3R1</del>		<del>R1H/</del> R3 <del>/-</del>		
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	[A0]	[A1]	<del>A0/</del> A0 <del>/A0</del> A1/A1/A1		[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM								

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι		Ι	0	0	—	

Conditions

- S : The flag is always cleared to 0.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

EXTZ	R0L,R2
EXTZ	[A1],[A0]

## FCLR

[ Syntax ] FCLR Clear flag register bit Flag register CLeaR

## FCLR

[Instruction Code/Number of Cycles]

Page=221

### [ Operation ]

dest ← 0

### [Function]

• This instruction stores 0 in *dest*.

dest

### [Selectable dest]

dest								
С	D	Z	S	В	0	I	U	

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 The selected flag is cleared to 0.

### [Description Example]

FCLR I FCLR S

## FREIT

[ Syntax ] FREIT

## Fast return from Interrupt Fast REturn from InTerrupt

FREIT

[Instruction Code/Number of Cycles]

Page= 221

### [Operation]

FLG	←	SVF
PC	←	SVP

### [Function]

• Restores the contents of PC and FLG from the high-speed interrupt registers that had been saved when accepting a high-speed interrupt request upon returning from the interrupt handler routine.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 Becomes the content of SVF.

[ Description Example ] FREIT

## **FSET**

[ Syntax ] FSET Set flag register bit Flag register SET



[Instruction Code/Number of Cycles]

Page=222

### [ Operation ]

dest 🔶 1

### [Function]

• This instruction stores 1 in *dest*.

dest

[Selectable dest]

dest							
С	D	Z	S	В	0	I	U

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 The selected flag is set (= 1).

### [Description Example]

FSET I FSET S

INC		Increment INCrement	INC
[ Syntax ] INC.size	dest	——— B,W	[Instruction Code/Number of Cycles] Page=223
[ Operation ] dest ← dest	+ 1	[dest] ← [dest] +	1

- This instruction adds 1 to dest and stores the result in dest.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0.

### [Selectable dest]

dest*1						
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>				
R1L/R1 <del>/R3F</del>	<del>{1</del>	R1H/R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change			Ι	Ι	0	0	Ι	—

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

INC.W	A0
INC.B	R0L
INC.B	[[A1]]

## INDEX*Type*

Index INDEX Type

B,W

INDEX*Type* 

[ Syntax ] INDEX*Type*.size

src

[Instruction Code/Number of Cycles]

Page= 223

### [ Operation ]

### [Function]

- This instruction modifies addressing of the next instruction.
- No interrupts are enabled until after the modifying instruction is executed.
- Use this instruction to access arrays.
- For details, refer to Section 3.3, "Index Instructions."
- There are following types for Type:

Туре	Function
В	
BD	Modifies the addressing of the next instruction in units of bytes.
BS	
W	
WD	Modifies the addressing of the next instruction in units of words.
ws	
L	
LD	Modifies the addressing of the next instruction in units of long words.
LS	

### [Selectable src]

src						
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>				
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>				
A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change			I	_	—	—		_

INDEXB.W	R0
INDEXLS.B	[A0]
src

# INT

Interrupt by INT instruction INTerrupt

# INT

[Syntax]

INT

[Instruction Code/Number of Cycles]

Page=228

#### [Operation]

SP	←	SP - 2
M(SP)	←	FLG
SP	←	SP - 2
M(SP)* <sup>1</sup>	←	(PC + 2)H
SP	←	SP - 2
M(SP)	+	(PC + 2)L
PC	←	M(IntBase + src $\times$ 4) *1 The 8 high-order bits become indeterminate.

#### [Function]

- This instruction generates a software interrupt specified by *src. src* represents a software interrupt number.
- When src is 31 or smaller, the U flag is cleared to 0 and the interrupt stack pointer (ISP) is used.
- When *src* is 32 or larger, the stack pointer indicated by the U flag is used.
- The interrupts generated by the INT instruction are nonmaskable interrupts.
- The interrupt number of *src* must be in the range of 0 to 63, including both ends.

#### [Selectable src]

	src	
#IMM6 <sup>*1*2</sup>		

\*1 #IMM denotes a software interrupt number.

\*2 The range of values that can be taken on is  $0 \le \#IMM6 \le 63$ .

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С	*
Change	0	0			l	Ι	0	Ι	

<sup>3</sup> The flags are saved to the stack area before the INT instruction is executed. After the interrupt, the flags change state as shown on the left.

Conditions

- U : The flag is cleared when the software interrupt number is 31 or smaller. The flag does not change when the software interrupt number is 32 or larger.
- I : The flag is cleared.
- D : The flag is cleared.

#### [Description Example]

INT #0

## INTO Interrupt on overflow INTerrupt on Overflow INTO [Syntax] INTO [Instruction Code/Number of Cycles] Page=228 [Operation] SP ← SP - 2 M(SP) ← FLG SP ← SP - 2

M(SP)	+	FLG
SP	←	SP - 2
M(SP)* <sup>1</sup>	←	(PC + 1)H
SP	←	SP - 2
M(SP)	←	(PC + 1)L
PC	←	M(FFFFE016)

\*1 The 8 high-order bits become indeterminate.

#### [Function]

- When the O flag is 1, this instruction generates an overflow interrupt. When the flag is 0, the next instruction is executed.
- The overflow interrupt is a nonmaskable interrupt.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	*1
Change	0	0		_	-	I	0	—	

Conditions

- U: The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.

[Description Example]

INTO

# The flags are saved to the stack area before the INTO instruction is executed. After the interrupt, the flags change state as shown on the left.

# JCnd

Jump on condition
Jump on Condition

JCnd

[ Syntax ] J*Cnd*  [Instruction Code/Number of Cycles]

Page= 229

[Operation]

if true then jump label

label

#### [Function]

- This instruction causes program flow to branch off after checking the execution result of the preceding instruction against the following condition. When the condition indicated by *Cnd* is true, control jumps to **label**. When false, the next instruction is executed.
- The following conditions can be used for Cnd:

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or smaller than	≧
ΡZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	S∀O=0	Equal to or greater than	≦	LE	(S∀0)∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	SV0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

#### [Selectable label]

label	Cnd
$PC^{1}-127 \leq label \leq PC^{1}+128$	GEU/C, GTU, EQ/Z, N, LTU/NC, LEU, NE/NZ, PZ,
	LE, O, GE, GT, NO, LT

\*1 PC indicates the start address of the instruction.

#### [Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	-	-	_	_	_	_	_

JEQ	label
JNE	label

JMP		Unconditional jump JuMP	JMP
[ Syntax ] JMP(.length)	label	——— S , B , W , A	[Instruction Code/Number of Cycles] Page=229
[ Operation ] PC ← label			

• This instruction causes control to jump to label.

#### [Selectable label]

.length	label
.S	$PC^{1}+2 \leq label \leq PC^{1}+9$
.В	$PC^{*1}-127 \leq label \leq PC^{*1}+128$
.W	$PC^{-1}-32767 \leq label \leq PC^{-1}+32768$
.A	abs24

\*1 The PC indicates the start address of the instruction.

### [Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	_	_	_	_	_		

### [Description Example]

JMP label

JMPI	•	<i>indirect</i> Indirect	JMPI
[ Syntax ] JMPI.length	STC	[ Ins	truction Code/Number of Cycles ] Page=231
[ Operation ] • When jump distanc PC ← PC ±	W , A ce specifier (.length) is (.W) src	• When jump dis PC ← src	tance specifier (.length) is (.A)

- This instruction causes control to jump to the address indicated by *src*. When *src* is memory, specify the address at which the low-order address is stored.
- When you selected (.W) for the jump distance specifier (.length), control jumps to the start address of the instruction plus the address indicated by *src* (added including the sign bits). When *src* is memory, the required memory capacity is 2 bytes.
- When *src* is memory and (.A) is selected for the jump distance specifier (.length), the required memory capacity is 3 bytes.

#### [Selectable src]

When you selected (.W) for the jump distance specifier (.length)

src						
ROL/RO/R2F	<del>{0</del>	<del>R0H/</del> R2/-				
R1L/R1/R3F	<del>{1</del>	<del>R1H/</del> R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

When you selected (.A) for the jump distance specifier (.length)

src						
ROL/RO/R2F	R0	<del>R0H/R2/-</del>				
R1L/R1/R3F	R1	<del>R1H/R3/-</del>				
<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	Ι	_	_	I	—	I

JMPI.A	A1
JMPI.W	R0

# JMPS

Jump to special page

# **JMPS**

[ Syntax ] JMPS [Instruction Code/Number of Cycles]

Page=232

### [Operation]

РСн	←	FF16	
PCML	+	M( FFFE16	- src $ imes$ 2)

src

### [Function]

- This instruction causes control to jump to the address set in each table of the special page vector table plus FF000016. The area across which control can jump is from address FF000016 to address FFFFFF16.
- The special page vector table is allocated to an area from address FFFE0016 to address FFFFDB16.
- *src* represents a special page number. The special page number is 255 for address FFFE0016, and 18 for address FFFFDA16.

#### [Selectable src]

	src	
#IMM8 <sup>*1*2</sup>		

\*1 #IMM denotes a special page number.

\*2 The range of values that can be taken on is  $18 \le \#IMM8 \le 255$ .

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	Ι			Ι		Ι	Ι

### [Description Example]

JMPS #20

JSR			Subroutine call Jump SubRoutine	JSR
[Syntax]				[Instruction Code/Number of Cycles]
JSR(.length)	)	label	— W, A	Page=233
[ Operation ]				
SP		SP - 2		
M(SP)* <sup>1</sup>	←	(PC + n* <sup>2</sup> )н		
SP	+	SP - 2		
M(SP)	+	(PC + n* <sup>2</sup> )ML		
PC	←	label		
*1 The 8 h	igh-or	eder bits become 0.		
*2 n denote	es the	number of instruction	on bytes.	

• This instruction causes control to jump to a subroutine indicated by label.

#### [Selectable label]

.length	label
.W	$PC^{1} - 32767 \le label \le PC^{1} + 32768$
.A	abs24

\*1 The PC indicates the start address of the instruction.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	l	I	_	l	_		Ι	

JSR.W	func
JSR.A	func

# JSRI

Indirect subroutine call
Jump SubRoutine Indirect

# JSRI

Page=234

[Instruction Code/Number of Cycles]

When jump distance specifier (.length) is (.A)

п\*<sup>2</sup>)н

n\*<sup>2</sup>)H

SP - 2

+

- 2

+

(PC

SP

(PC

src

[Syntax]

JSRI.length

—— W , A

#### [Operation]

When jump distance specifier (.length) is (.W) SP  $\leftarrow$  SP - 2 M(SP)<sup>\*1</sup>  $\leftarrow$  (PC + n<sup>\*2</sup>)H SP  $\leftarrow$  SP - 2 M(SP)  $\leftarrow$  (PC + n<sup>\*2</sup>)ML PC  $\leftarrow$  PC  $\pm$  src \*1 The 8 high-oreder bits become 0.

src

\*2 n denotes the number of instruction bytes.

#### [Function]

This instruction causes control to jump to a subroutine at the address indicated by *src*. When *src* is memory, specify the address at which the low-order address is stored.

SP

SP

PC

M(SP)

M(SP)\*<sup>1</sup>←

- When you selected (.W) for the jump distance specifier (.length), control jumps to a subroutine at the start address of the instruction plus the address indicated by *src* (added including the sign bits). When *src* is memory, the required memory capacity is 2 bytes.
- When *src* is memory and (.A) is selected for the jump distance specifier (.length), the required memory capacity is 3 bytes.

#### [Selectable src]

When you selected (.W) for the jump distance specifier (.length)

SIC									
ROL/RO/R2F	<del>20</del>	<del>R0H/</del> R2/-							
R1L/R1/R3F	<del>{1</del>	<del>R1H/</del> R3/-							
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						

#### When you selected (.A) for the jump distance specifier (.length)

SIC									
ROL/RO/R2F	20	<del>R0H/R2/-</del>							
R1L/R1/R3F	R1	<del>R1H/R3/-</del>							
<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	—			Ι			_

JSRI.A	A1
JSRI.W	R0

9	7

src

# JSRS

Special page subroutine call
Jump SubRoutine Special page

# **JSRS**

[ Syntax ] JSRS [Instruction Code/Number of Cycles]

Page= 235

### [Operation]

SP	←	SP - 2
M(SP)* <sup>1</sup>	←	(PC + 2)H
SP	←	SP - 2
M(SP)	←	(PC + 2)ML
РСн	←	FF16
PCML	←	M(FFFE16 - $src imes 2$ )
*1 The O high	and	or hito hooomo ()

\*1 The 8 high-oreder bits become 0.

#### [Function]

This instruction causes control to jump to a subroutine at the address set in each table of the special page vector table plus FF000016. The area across which program flow can jump to a subroutine is from address FF000016 to address FFFFF16.

- The special page vector table is allocated to an area from address FFFE0016 to address FFFFDB16.
- *src* represents a special page number. The special page number is 255 for address FFFE0016, and 18 for address FFFFDA16.

#### [Selectable src]

	src	
#IMM8 <sup>*1*2</sup>		

\*1 #IMM denotes a special page number.

\*2 The range of values that can be taken on is  $18 \le \#IMM8 \le 255$ .

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—		l		l	_		-

### [Description Example]

JSRS #18

src,dest

# LDC

Transfer to control register LoaD Control register LDC

[ Syntax ] LDC [Instruction Code/Number of Cycles]

Page=235

#### [Operation]

dest - src

#### [Function]

- This instruction transfers src to the control register indicated by dest.
- When memory is specified for *src*, the following bytes of memory are required.
  - 2 bytes : DMD0\*1, DMD1\*1, FLG, DCT0, DCT1, DRC0, DRC1, SVF
  - 4 bytes\*2 : FB, SB, SP\*3, ISP\*3, INTB\*3, VCT, SVP, DMA0, DMA1, DRA0, DRA1, DSA0, DSA1
- \*1 The low-order 8 bit of src is transfered.
- \*2 The low-order 24 bit of src is transfered.
- \*3 Set even number for SP, ISP and INTB even though odd number can be set. It is more effective to set even number for operation.

#### [Selectable src/dest]

	sr	C			dest				
ROL/RO/R2R	R0L/R0/R2R0 R0H/R2/-				DMD1	DCT0	DCT1		
R1L/R1/R3R	4	<del>R1H/</del> R3 <del>/-</del>		DRC0	DRC1	FLG	SVF		
<del>A0/</del> A0/A0	<del>A1/</del> A1/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						
#IMM16/#IMM24									
ROL/RO/R2R	20	<del>R0H/R2/-</del>		FB	SB	SP*4	ISP		
R1L/R1/R3R	.1	<del>R1H/R3/</del> -		INTB	VCT	SVP	-		
<del>A0/A0/</del> /A0	<del>A1/A1/</del> A1	[A0]	[A1]	DMA0	DMA1	DRA0	DRA1		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	DSA0	DSA1				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						
#IMM16/#IM	M24								

\*4 Operation is performed on the stack pointer indicated by the U flag.

#### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С	
Change	*5	*5	*5	*5	*5	*5	*5	*5	*5 The flag changes only when <i>dest</i> is FLC

### [ Description Example ]

LDC A0,FB

99

# LDCTX

Restore context LoaD ConTeXt

LDCTX

[Instruction Code/Number of Cycles]

Page=238

[ Syntax ] LDCTX

abs16,abs24

#### [Function]

- This instruction restores task context from the stack area.
- Set the RAM address that contains the task number in abs16 and the start address of table data in abs24.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is added to the stack pointer (SP). For this SP correction value, set the number of bytes you want to the transferred. Calculated as 2 bytes when transferring the R0, R1, R2, or R3 registers. A0, A1, SB, and FB are calculated as 4 bytes.
- Information on transferred registers is configured as shown below. Logic 1 indicates a register to be transferred and logic 0 indicates a register that is not transferred.



• The table data is comprised as shown below. The address indicated by abs24 is the base address of the table. The data stored at an address apart from the base address as much as twice the content of abs16 indicates register information, and the next address contains the stack pointer correction value.

		<u> </u>
abs24 $\rightarrow$ Base address	Register information for the task whose task number = 0.	1
of table	(See the above diagram.)	
	SP correction value for the task whose task number = 0.	
Direction in	Register information for the task whose task number = 1.	abs16×2
which address	(See the above diagram.)	
increases	SP correction value for the task whose task number = 1.	
↓ <sup>≈</sup>	×	ĥ
		↓ ↓
	Register information for the task whose task number = n <sup>*1</sup> .	
	(See the above diagram.)	
	SP correction value for the task whose task number = $n^{1}$ .	*1 n=0 to 255

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			l			-		Ι

#### [Description Example]

LDCTX Ram,Rom\_TBL

# LDIPL

Set interrupt enable level
LoaD Interrupt Permission Level



[ Syntax ] LDIPL src [Instruction Code/Number of Cycles]

Page=239

### [ Operation ]

IPL ← src

### [Function]

• This instruction transfers *src* to IPL.

#### [Selectable src]

	src	
#IMM3*1		

\*1 The range of values that can be taken on is  $0 \le \#IMM3 \le 7$ .

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_			—			Ι

#### [ Description Example ] LDIPL #2

MAX	Select maximum value MAX select	MAX
[ Syntax ] MAX.size src,dest	[Instruction] B , W	Code/Number of Cycles ] Page= 239
[ Operation ] if (src > dest)		

then dest  $\leftarrow$  src

#### [Function]

- Singed compares *src* and *dest* and transfers *src* to *dest* when *src* is greater than *dest*. No change occurs when *src* is smaller than or equal to *dest*.
- When (.W) is specified for the size specifier (.size), *dest* is the address register and writing to *dest*, the 8 high-order bits of the operation result are become 0. Also, when *src* is the address register, transfers the 16 low-order bits of the address register to *dest*.

#### [Selectable src/dest]

	src				dest				
R0L/R0 <del>/R2</del> F	<del>\0</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2/-			
R1L/R1 <del>/R3R1</del> R1H/R3 <del>/-</del>		R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>					
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]	<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM8/#IMN	Л16								

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_	—		_	_	-	-

MAX.B	#0ABH,R0L
MAX.W	#-1,R2

MIN	Select minimum value MIN select	MIN
[ Syntax ] MIN.size src,dest	[ Instruc ——— B , W	tion Code/Number of Cycles ] Page=241
[ Operation ] if (src < dest) then dest ← src		

- Signed compares *src* and *dest* and transfers *src* to *dest* when *src* is smaller than *dest*. No change occurs when *src* is greater than or equal to *dest*.
- When (.W) is specified for the size specifier (.size), *dest* is the address register and writing to *dest*, the 8 high-order bits of the operation result are become 0. Also, when *src* is the address register, transfers the 16 low-order bits of the address register to *dest*.

#### [Selectable src/dest]

	src			dest				
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2</del> F	<del>80</del>	R0H/R2 <del>/-</del>		
R1L/R1 <del>/R3R1</del> R1H/R3 <del>/-</del>		R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>				
<del>A0</del> /A0 <del>/A0</del>	<del>A1</del> /A1 <del>/A1</del>	[A0]	[A1]	<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8/#IMN	Л16							

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	-	_	_	-	-

MIN.B	#0ABH,R0L
MIN.W	#-1,R2

MOV	Transfer <b>MOVe</b>	MOV
[ Syntax ]	[ Instruct	tion Code/Number of Cycles ]
MOV.size (:format) src	,dest	Page=243
	G,Q,Z,S (Can be specifie	d)
	——————————————————————————————————————	
[ Operation ]		
dest 🔶 src	[dest] ← src	
dest 🔶 [src]	[dest] ← [src]	

- This instruction transfers src to dest.
- When (.B) is specified for the size specifier (.size) and dest is the address register (A0, A1), src is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when src is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when src is the address register, the 16 low-order bits of the address register are the data to be operated on.
- When (.L) is specified for the size specifier (.size) and dest is the address register, the 8 high-order bits of src is ignored and the 24 low-order bits of src is stored to dest. Also, when src is the address register, src is zero-extended to perform operation in 32 bits. The flags also change states depending on the result of 32-bit operation.

Selectable	e src/dest ]*1 (See the next page for src/dest classified by form							
src				dest				
R0L/R0/R2R0 R0H/R2/-			R0L/R0/R2F	R0	R0H/R2/-			
R1L/R1/R3R1 R1H/R3/-		R1L/R1/R3R1		R1H/R3/-				
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM	dsp:8[SP]* <sup>3</sup>			dsp:8[SP]*3				

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for src and dest simultaneously.

\*3 When *src* or *dest* is dsp:8[SP], you cannot choose indirect addressing [src] or [dest] neither.

#### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	-			-	0	0	-	Ι

Conditions

S : The flag is set when the transfer resulted in MSB = 1; otherwise cleared.

Ζ: The flag is set when the transfer resulted in 0; otherwise cleared.

MOV.B:S	#0ABH,R0L
MOV.W	#-1,R2
MOV.W	[A1],[[A2]]

#### [src/dest Classified by Format]

#### G format \*1

	SrC				dest				
R0L/R0/R2R0 R0H/R2/-			R0L/R0/R2R0		R0H/R2/-				
R1L/R1/R3R	.1	R1H/R3/-		R1L/R1/R3F	/R1/R3R1 R1H				
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	A0/A0/A0*2 A1/A1/A1*2		[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24 abs16		dsp:24[A0] dsp:24[A1]		abs24	abs16		
#IMM8/#IMM16/#IMM32 dsp:8[SP]*3*5		5	dsp:8[SP]* <sup>3*4*5</sup>						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

\*3 Operation is performed on the stack pointer indicated by the U flag. You cannot choose dsp:8 [SP] for *src* and *dest* simultaneously.

\*4 When you specify (.B) or (.W) for the size specifier (.size) and *src* is not #IMM, you can choose dsp:8 [SP] for *dest*.

\*5 When *src* or *dest* is dsp:8[SP], you cannot choose indirect addressing [src] or [dest] neither.

#### Q format \*6\*7

	sr	C		dest				
R0L/R0/R2R0 R0H		<del>R0H/R2/-</del>	R0H/R2/-		<del>२0</del>	R0H/R2/-		
R1L/R1/R3R1		<del>R1H/R3/-</del>		R1L/R1 <del>/R3</del> F	<del>R1</del>	R1H/R3/-		
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0 <del>/A0</del> A1/A1 <del>/A1</del>		[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
<del>dsp:16[A0]</del>	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	<del>abs24</del>	<del>abs16</del>	dsp:24[A0] dsp:24[A1]		abs24	abs16	
#IMM4* <sup>8</sup>								

\*6 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, dsp:8[SP], and #IMM.

\*7 You can only specify (.B) or (.W) for the size specifier (.size).

\*8 The range of values that can be taken on is -  $8 \le \#IMM4 \le +7$ .

#### S format \*9

src	dest				
R0L/R0*10*11 dsp:8[SB]*11dsp:8[FB]*11 abs16*11	R0L/R0*10*11	R1L/R1*11*12	dsp:8[SB]*11dsp:8[FB]*11		
#IMM8/#IMM16*11	abs16*11	AO	<del>A1</del>		
R0L/R0 dsp:8[SB]*14dsp:8[FB]*14 abs16*14	ROL	<del>R0H</del>	dsp:8[SB] dsp:8[FB]		
#IMM16* <sup>13</sup> /#IMM24* <sup>14</sup>	<del>abs16</del>	A0/A0*13/A0*	<sup>14</sup> A1/A1* <sup>13</sup> /A1* <sup>14</sup>		

\*9 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, dsp:8[SP], and #IMM.

\*10 You cannot choose the same registers for *src* and *dest* simultaneously.

\*11 You can only specify (.B) or (.W) for the size specifier (.size).

\*12 When src is not #IMM8/IMM16, you can only choose R1L/R1 for dest.

\*13 You can specify (.W) for the size specifier (.size). In this case, you cannot use indirect addressing mode for *dest*.

\*14 You can specify (.L) for the size specifier (.size). In this case, you cannot use indirect addressing mode for dest.

#### Z format \*15

				dest				
ROL	<del>R0H</del>	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	R0L/R0	dsp:8[SB]	dsp:8[FB]	abs16	
<del>abs16</del>	#0			<del>A0</del>	<del>A1</del>			
*15 You ca	an specify (.B	<ol><li>or (.W) for the</li></ol>	size specifie	r (.size).				

# MOVA

Transfer effective address MOVe effective Address



[ Syntax ] MOVA [Instruction Code/Number of Cycles]

Page= 252

### [Operation]

dest - EVA(src)

src,dest

#### [Function]

• This instruction transfers the affective address of *src* to *dest*.

#### [Selectable src/dest]

	sr	С		dest				
R0L/R0/R2R0 R0H/R2/-			ROL/RO/R2R0		<del>R0H/R2/-</del>			
R1L/R1/R3R	R1L/R1/R3R1 R1H/R3/-			<del>R1L/R1/</del> R3R1		<del>R1H/R3/-</del>		
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/A0/</del> A0 <del>A1/A1/</del> A1		<del>[A0]</del>	<del>[A1]</del>	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	<del>dsp:16[A0]</del>	<del>dsp:16[A1]</del>	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0] dsp:24[A1]		<del>abs24</del>	<del>abs16</del>	
#IMM								

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	1	Ι	_				

#### [Description Example]

MOVA Ram:16[SB],A0

# MOV*Dir*

[ Syntax ] MOV*Dir*  Transfer 4-bit data MOVe nibble



[Instruction Code/Number of Cycles]

Page= 253

#### [Operation]

Dir	Operation						
НН	H4:dest	Ļ	H4:src				
HL	L4:dest	+	H4:src				
LH	H4:dest	+	L4:src				
LL	L4:dest	+	L4:src				

src,dest

#### [Function]

• Be sure to choose R0L for either src or dest.

Dir	Function
HH	Transfers <i>src</i> (8 bits)'s 4 high-order bits to <i>dest</i> (8 bits)'s 4 high-order bits.
HL	Transfers <i>src</i> (8 bits)'s 4 high-order bits to <i>dest</i> (8 bits)'s 4 low-order bits.
LH	Transfers <i>src</i> (8 bits)'s 4 low-order bits to <i>dest</i> (8 bits)'s 4 high-order bits.
LL	Transfers <i>src</i> (8 bits)'s 4 low-order bits to <i>dest</i> (8 bits)'s 4 low-order bits.

#### [Selectable src/dest]

	sr	C			des	st		
R0L/R0/R2F	<del>20</del>	R0H <del>/R2/-</del>		R0L <del>/R0/R2R0</del>		<del>R0H/R2/-</del>		
R1L <del>/R1/R3R1</del>		R1H <del>/R3/-</del>		R1L/R1/R3R1		<del>R1H/R3/-</del>		
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	[A0]	[A1]	<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	<del>dsp:8[SB]</del>	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	<del>dsp:16[A0]</del>	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0] dsp:24[A1]		abs24	abs16	
#IMM								
R0L <del>/R0/R2F</del>	<del>80</del>	<del>R0H/R2/-</del>	<del>\0H/R2/-</del>		R0L <del>/R0/R2R0</del>			
R1L/R1/R3F	<del>\1</del>	<del>R1H/R3/-</del>		R1L <del>/R1/R3</del> F	<del>R1</del>	R1H <del>/R3/-</del>	R1H <del>/R3/-</del>	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	<del>dsp:8[SB]</del>	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
<del>dsp:16[A0]</del>	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0] dsp:16[A1]		dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	dsp:24[A1]	<del>abs24</del>	<del>abs16</del>	dsp:24[A0] dsp:24[A1]		abs24	abs16	
#IMM								

### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	_	-	-	I	_	

MOVHH	R0L,[A0]
MOVHL	R0L,[A0]

# MOVX

Transfer extend sign **MOVe eXtend sign** 



[ Syntax ] MOVX [Instruction Code/Number of Cycles]

Page= 255

### [Operation]

dest/[dest] ← EXTS(src)

src,dest

#### [Function]

- Sign-extends the 8-bit immdiate to 32 bits before transferring it to dest.
- When *dest* is the address register (A0, A1), the 24 low-order bits are transferred. The flags also change state for the 32 bits transfers performed.

#### [Selectable src/dest]

	SrC			dest*1			
ROL/RO/R2F	<del>२0</del>	<del>R0H/R2/-</del>		ROL/RO/R2F	२०	<del>R0H/R2/-</del>	
R1L/R1/R3F	<del>R1</del>	<del>R1H/R3/-</del>		R1L/R1/R3F	R1	<del>R1H/R3/-</del>	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]
dsp:8[A0]	<del>dsp:8[A1]</del>	<del>dsp:8[SB]</del>	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	<del>dsp:16[SB]</del>	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB
dsp:24[A0]	<del>dsp:24[A1]</del>	<del>abs24</del>	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8*2							

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 The range of values that can be taken on is  $-128 \le \#IMM8 \le +127$ 

#### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	l			l	0	0	—	

Conditions

- S : The flag is set when the transfer resulted in MSB of *dest* = 1; otherwise cleared.
- Z : The flag is set when the transfer resulted in 0; otherwise cleared.

MOVX	#10,A0
MOVX	#5,[[A1]]

MUL	Signed multiply MULtiple	MUL
[ Syntax ] MUL.size src,dest	[ Inst ——— B , W	ruction Code/Number of Cycles ] Page= 255
[ Operation ] dest ← dest × src dest ← dest × [src]	[dest] ← [dest] × src [dest] ← [dest] × [src]	

- This instruction multiplies *src* and *dest* together including the sign bits and stores the result in *dest*.
- When you selected (.B) for the size specifier (.size), *src* and *dest* both are operated on in 8 bits and the result is stored in 16 bits. When you specified an address register(A0, A1) for either *src* or *dest*, operation is performed on the address register's 8 low-order bits. When *dest* is the address register, the 8 high-order bits become 0.
- When you selected (.W) for the size specifier (.size), *src* and *dest* both are operated on in 16 bits and the result is stored in 32 bits. When you specified R0 or R1 for *dest*, the result is stored in R2R0 or R3R1 accordingly. When the address register is selected for *dest*, the 24 low-order bits of the 32-bit operation result is stored. When the address register is selected for *src*, operation is performed using the 16 low-order bits of the register.

#### [Selectable src/dest]\*1

	src			dest			
R0L/R0 <del>/R2R</del>	<del>(0</del>	R0H/R2/-		R0L/R0 <del>/R2</del> F	<del>.0</del>	<del>R0H/R2/-</del>	
R1L/R1 <del>/R3R</del>	<del>\1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del> F	<del>\1</del>	<del>R1H/R3/-</del>	
A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *2	[A0]	[A1]	A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> * <sup>2</sup>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/16						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	Ι	-		I	—	-	_	Ι

#### [Description Example]

MUL.B	A0,R0L
MUL.W	#3,R0
MUL.B	R0L,R1L
MUL.W	A0,Ram
MUL.W	[A0],[[A1]]

; R0L and A0's 8 low-order bits are multiplied.

# MULEX

Multipl extend sign
MULtiple EXtend



[ Syntax ] MULEX [Instruction Code/Number of Cycles]

Page=257

[Operation]

R1R2R0  $\leftarrow$  R2R0  $\times$  src/[src]

src

#### [Function]

• Multiplies src (16-bit data) and R2R0 including the sign and stores the result in R1R2R0.

#### [Selectable src]

SrC*1						
ROL/RO/R2F	<del>\0</del>	<del>R0H/R2/-</del>				
R1L/R1/R3F	<del>{1</del>	<del>R1H/</del> R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

\*1 Indirect addressing [src] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι	_	—	—	-		

MULEX	A0
MULEX	R3
MULEX	Ram
MULEX	[[A0]]

MULU	Unsigned multiply MULtiple Unsigned	MULU
[ Syntax ]	[ Instructio	n Code/Number of Cycles ]
MULU.size src,dest		Page=257
	——————————————————————————————————————	
[ Operation ]		
dest $\leftarrow$ dest $ imes$ src	[dest] 🗲 [dest] 🗙 src	
dest $\leftarrow$ dest $\times$ [src]	[dest] ← [dest] × [src]	

- This instruction multiplies src and dest together not including the sign bits and stores the result in dest.
- When you selected (.B) for the size specifier (.size), *src* and *dest* both are operated on in 8 bits and the result is stored in 16 bits. When you specified an address register(A0, A1) for either *src* or *dest*, operation is performed on the address register's 8 low-order bits. When *dest* is the address register, the 8 high-order bits become 0.
- When you selected (.W) for the size specifier (.size), *src* and *dest* both are operated on in 16 bits and the result is stored in 32 bits. When you specified R0 or R1 for *dest*, the result is stored in R2R0 or R3R1 accordingly. When the address register is selected for *dest*, the 24 low-order bits of the 32-bit operation result is stored. When the address register is selected for *src*, operation is performed using the 16 low-order bits of the register.

#### [Selectable src/dest] \*1

	src				dest				
R0L/R0 <del>/R2R</del>	<del>\0</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2R</del>	<del>(0</del>	<del>R0H/R2/-</del>			
R1L/R1 <del>/R3R</del>	<del>\1</del>	R1H/R3 <del>/-</del>		R1L/R1/ <del>R3</del> F	<del>{1</del>	<del>R1H/R3/-</del>			
A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *2	[A0]	[A1]	A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> * <sup>2</sup>	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16		
#IMM8/#IMN	/16								

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/ R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		Ι		_	l		I	Ι

#### [Description Example]

MULU.B	A0,R0L
MULU.W	#3,R0
MULU.B	R0L,R1L
MULU.W	A0,Ram
MULU.W	[R1],[[A0]]

; R0L and A0's 8 low-order bits are multiplied.

NEG		Two's complement <b>NEGate</b>	NEG
[ Syntax ]			[Instruction Code/Number of Cycles]
NEG.size	dest	— в, W	Page=259
[ <b>Operation</b> ] dest ← 0	- dest	[dest] ← 0 - [des	t]

- This instruction takes the 2's complement of *dest* and stores the result in *dest*.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register(A0, A1), the 8 high-order bits become 0.

#### [ Selectable dest ]

dest*1						
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2/-				
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	I	١	0	l	0	0		0

Conditions

- O : The flag is set when *dest* before the operation is 128 (.B) or 32768 (.W); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in 0; otherwise cleared.

NEG.B	R0L
NEG.W	A1
NEG.W	[[A0]]

# NOP

[ Syntax ] NOP No operation
No OPeration



[ Instruction Code/Number of Cycles ] Page= 259

### [ Operation ]

PC ← PC + 1

### [Function]

• This instruction adds 1 to PC.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	Ι		Ι	I	Ι	

#### [ Description Example ] NOP

NOT	Invert all bits <b>NOT</b>	ΝΟΤ
[ Syntax ] NOT.size dest	———— В, W	[Instruction Code/Number of Cycles] Page=260
[ Operation ] dest ← dest	[dest] ← [dest]	

- This instruction inverts dest and stores the result in dest.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register(A0, A1), the 8 high-order bits become 0.

#### [Selectable dest]

dest*1						
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>				
R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>				
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]			
dsp:24[A0]	dsp:24[A1]	abs24	abs16			

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		I	—		0	0		

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

NOT.B	R0L
NOT.W	A1

OR	Logically OR <b>OR</b>	OR
[ Syntax ]	[ Instruc	tion Code/Number of Cycles ]
OR.size (:format) src,dest		Page= 260
	— <b>G</b> , <b>S</b> (Can be specified)	
	— В, W	
[ Operation ]		
dest ← src 🗸 dest	[dest] 🗕 src 🗸 [dest]	
dest $\leftarrow$ [src] $\lor$ dest	$[dest] \leftarrow [src] \lor [dest]$	

- This instruction logically ORs *dest* and *src* together and stores the result in *dest*.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-order bits become 0. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

#### [Selectable src/dest]\*1

(See the next page for *src/dest* classified by format.)

	SrC			dest			
R0L/R0 <del>/R2R0</del>	R0H/R2/-		R0L/R0 <del>/R2</del>	<del>R0</del>	R0H/R2/-		
R1L/R1 <del>/R3R1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del>	<del>R1</del>	R1H/R3 <del>/-</del>		
A0/A0 <del>/A0</del> *2 A1/A1 <del>/A1</del> *2	[A0] [A1]		A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *2	[A0] [A1]		
dsp:8[A0] dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0] dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0] dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM8/#IMM16							

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 If you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι		Ι	0	0	Ι	I

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

OR.B	Ram:8[SB],R0L	
OR.B:G	A0,R0L	; A0's 8 low-order bits and R0L are ORed.
OR.B:G	R0L,A0	; R0L is zero-expanded and ORed with A0.
OR.B:S	#3,R0L	
OR.W:G	[R1],[[A0]]	

#### [src/dest Classified by Format]

#### G format\*1

	dest					
R0L/R0 <del>/R2R0</del>	R0H/R2/-		R0L/R0 <del>/R2</del>	<del>R0</del>	R0H/R2/-	
R1L/R1 <del>/R3R1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del>	<del>R1</del>	R1H/R3 <del>/-</del>	
A0/A0 <del>/A0</del> *2 A1/A1 <del>/A1</del> *2	[A0]	[A1]	A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *2	[A0]	[A1]
dsp:8[A0] dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0] dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0] dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMM16						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 If you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

#### S format<sup>\*2</sup>

	src						dest	
R0L/R0	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	<del>abs16</del>		R0L/R0	dsp:8[SB]	dsp:8[FB]	abs16
#IMM8/#IN	/M16							

\*2 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

POP	Restor	e register/memory POP	POP
[ Syntax ] POP.size	dest	[]	nstruction Code/Number of Cycles ] Page=263
[ Operation ] dest/[dest] ← SP ←	B M(SP) SP + 2	, <b>W</b>	

\*1 Even when (.B) is specified for the size specifier (.size), SP is increased by 2.

#### [Function]

- This instruction restores *dest* from the stack area.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register(A0, A1), the 8 high-order bits become 0.

#### [Selectable dest]

dest*2						
R0L/R0 <del>/R</del>	2 <del>R0</del>	R0H/	R2 <del>/-</del>			
R1L/R1 <del>/R</del>	<del>3R1</del>	R1H/	R3 <del>/-</del>			
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]			
dsp:8[A0]	dsp:8[A1]	dsp:8	B[SB]	dsp:8[FB]		
dsp:16[A0	] dsp:16[A1]	dsp:1	6[SB]	dsp:16[FB]		
dsp:24[A0]	dsp:24[A1]	abs24	4	abs16		

\*2 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_			I	l		I

#### [Description Example]

POP.B R0L POP.W A0 dest

# POPC

Restore control register POP Control register

# POPC

[ Syntax ] POPC [Instruction Code/Number of Cycles]

Page=263

### [Operation]

 When dest is DCT0, DCT1, DMD0, DMD1, DRC0, DRC1, SVF or FLG dest<sup>\*1</sup> ← M(SP) SP ← SP + 2

\*1 The 8 low-order bytes are saved when dest is DMD0 or DMD1.

 When dest is FB, SB, SP, ISP or INTB dest<sup>\*2</sup> ← M(SP) SP<sup>\*3</sup> ← SP + 4

\*2 The 3 low-order byte are saved.

\*3 4 is not added to SP when dest is SP, or dest is ISP while U flag is "0".

### [Function]

- This instruction restores from the stack area to the control register indicated by dest.
- $\bullet$  Restored stack area is indicated by the U flag.

[Selectable dest]

		dest	
FB	SB	SP <sup>*1</sup>	ISP
INTB			
DCT0	DCT1	DMD0	DMD1
DRC0	DRC1	SVF	FLG

\*1 Operation is performed on the stack pointer indicated by the U flag.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	*2	*2	*2	*2	*2	*2	*2	*2

\*2 The flag changes only when *dest* is FLG.

POPC SB

dest

# POPM

Restore multiple registers POP Multiple

POPM

[ Syntax ] POPM [Instruction Code/Number of Cycles]

Page=264

#### [Operation]

dest*³ ← M	Л(SP)
SP ← S	SP + $n1^{*1} \times 2$
SP ← S	SP + n2 <sup>*2</sup> $\times$ 4
*1 n1 denotes	the number of R0, R1, R2 and R3 registers to be restored.
*2 n2 denotes	the number of A0, A1, SB and FB registers to be restored.
*3 The 3 low-o	rder bytes are saved when dest is A0, A1, SB and FB.

#### [Function]

- This instruction restores the registers selected by dest collectively from the stack area.
- Registers are restored from the stack area in the following order:



 Restored sequentially beginning with R0

[Selectable dest]

						des	t*3			
R0 R1 R2 R3 A0 A1 SB FB	R0	R1	R2	R3	A0	A1	SB	FB		

\*3 You can choose multiple dest.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	I	Ι	—			-	

#### [Description Example]

POPM R0,R1,A0,SB,FB

PUSH	Sa	ave register/memory/immediate data <b>PUSH</b>	PUSH
[ Syntax ]		[ Instruc	tion Code/Number of Cycles ]
PUSH.size	src		Page=265
		——— B,W,L	
[ Operation ]			
<ul> <li>When the size</li> </ul>	specifier (.size)	is (.B) • When the size specifier (.	size) is (.W)
SP ← SI		SP ← SP - 2	
M(SP)*1 ← sr *1 The 8 bigh		M(SP) ← src/[src] ne indeterminate.	
•		d for the size specifier (.size) , SP is decr	reased by 2
	specifier (.size)	is (.L)	
SP ← SI M(SP)*² ← sr			
	• . •	er(A0, A1), the 8 high-order bits become	0.
	e e	· · · · · · · · · · · · · · · · · · ·	

- This instruction saves *src* to the stack area.
- When (.W) is specified for the size specifier (.size) and *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

#### [Selectable src]

SrC*3									
R0L/R0/R2R0	R0H/R2/-								
R1L/R1/R3R1	R1H/R3/-								
<del>A0/</del> A0/A0 <del>A1/</del> A1/A1	[A0]	[A1]							
dsp:8[A0] dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0] dsp:16[A1]	dsp:16[SB]	dsp:16[FB]							
dsp:24[A0] dsp:24[A1]	abs24	abs16							
#IMM8/#IMM16/#IMM32	2								

\*3 Indirect addressing [src] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	l	_	-	_		Ι	_

PUSH.B	#5
PUSH.W	#100H
PUSH.L	R2R0

# PUSHA

Save effective address
PUSH effective Address

# PUSHA

[ Syntax ] PUSHA

[Instruction Code/Number of Cycles]

Page=267

### [ Operation ]

 $\begin{array}{rcl} \mathsf{SP} & \longleftarrow & \mathsf{SP} & - & 4 \\ \mathsf{M}(\mathsf{SP})^{*1} & \longleftarrow & \mathsf{EVA}(\mathsf{src}) \end{array}$ 

src

\*1 The 8 high-order bits become indeterminate.

### [Function]

• This instruction saves the effective address of *src* to the stack area.

#### [Selectable src]

	src	
R0L/R0/R2R0	<del>R0H/R2/-</del>	
R1L/R1/R3R1	<del>R1H/R3/-</del>	
<del>A0/A0/A0 A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>
dsp:8[A0] dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0] dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0] dsp:24[A1]	abs24	abs16

### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		Ι	Ι	-		I	Ι	Ι

PUSHA	Ram:8[FB]
PUSHA	Ram:16[SB]

# PUSHC

Save control register PUSH Control register

# PUSHC

[ Syntax ] PUSHC src [Instruction Code/Number of Cycles]

Page=267

#### [Operation]

When src is DCT0, DCT1, DMD0, DMD1, DRC0, DRC1, SVF or FLG
SP ← SP - 2
M(SP)\*1← src
\*1 When src is DMD0 or DMD1, the 8 highorder bits become indeterminate.

SP ← SP - 4
M(SP)\*<sup>2</sup> ← src\*<sup>3</sup>
\*2 The 8 high-order bits become 0.
\*3 SP before 4 is subtracted is saved when src is SP, or src is ISP while U flag is "0".

• When src is FB, SB, SP, ISP or INTB

#### [Function]

• This instruction saves the control register indicated by *src* to the stack area.

#### [Selectable src]

		src	
FB	SB	SP <sup>*3</sup>	ISP
INTB			
DCT0	DCT1	DMD0	DMD1
DRC0	DRC1	SVF	FLG

\*3 Operation is performed on the stack pointer indicated by the U flag.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_		_	-	_	_	—	

#### [Description Example]

PUSHC SB

# PUSHM

Save multiple registers PUSH Multiple

# PUSHM

[ Syntax ] PUSHM src [Instruction Code/Number of Cycles]

Page=268

#### [Operation]

 $\begin{array}{rcl} SP & \leftarrow & SP & - & n1^{*1} \times & 2 \\ SP & \leftarrow & SP & - & n2^{*1} \times & 4 \\ M(SP)^{*3} & \leftarrow & src \\ ^{*1} & n1 \ denotes \ the \ number \ of \ R0, \ R1, \ R2 \ and \ R3 \ registers \ to \ be \ saved. \\ ^{*2} & n2 \ denotes \ the \ number \ of \ A0, \ A1, \ SB \ and \ FB \ registers \ to \ be \ saved. \\ ^{*3} \ When \ src \ is \ A0, \ A1, \ SB \ or \ FB, \ the \ 8 \ high-order \ bits \ become \ 0. \end{array}$ 

#### [Function]

- This instruction saves the registers selected by src collectively to the stack area.
- The registers are saved to the stack area in the following order:

R0 R1 R2	R3 A0	A1	SB	FB
----------	-------	----	----	----

Saved sequentially beginning with FB

[Selectable src]

src*4									
R0	R1	R2	R3	A0	A1	SB	FB		
 					1.1				

\*4 You can choose multiple *src*.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change				—	Ι	l	-	

#### [Description Example]

PUSHM R0,R1,A0,SB,FB

# REIT

Return from interrupt
REturn from InTerrupt

# REIT

[ Syntax ] REIT [Instruction Code/Number of Cycles]

Page=269

### [Operation]

PCML	←	M(SP)	
SP	←	SP + 2	
РСн	←	M(SP)*1	
SP	+	SP + 2	
FLG	<b>←</b>	M(SP)	
SP	+	SP + 2	
	<u></u>	1.14	

\*1 The 8 high-order bits are saved.

#### [Function]

• This instruction restores the PC and FLG that were saved when an interrupt request was accepted to return from the interrupt handler routine.

#### [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

\*1 Becomes the value in the stack.

[Description Example]

REIT

RMPA	L		Calculate sum-of-products Repeat MultiPle & Addition	RMPA		
[ Syntax ] RMPA.size			[ Instruction Co	de/Number of Cycles ] Page= 269		
			———— В, W			
[ Operation ] <sup>*1</sup>						
Repeat						
	R1R2R0	←	R1R2R0 + M(A0) $\times$ M(A1)			
	A0	←	A0 + 2 (1) $^{*2}$			
	A1	←	A1 + 2 (1) $^{*2}$			
	R3	←	R3 - 1			
Until	R3 = 0					
*1	When you	set a v	alue 0 in R3, this instruction is ingored.			
*2	Shown in (	) <sup>*2</sup> ap	blies when (.B) is selected for the size specifier (	size).		

- This instruction performs sum-of-product calculations, with the multiplicand address indicated by A0, the multiplier address indicated by A1, and the count of operation indicated by R3. Calculations are performed including the sign bits and the result is stored in R1R2R0.
- The content of the address register when the instruction is completed indicates the next address of the last-read data.
- When an interrupt request is received during instruction execution, the interrupt is acknowledged after a sum-of- product addition is completed (i.e., after the content of R3 is decremented by 1).
- Make sure that R1R2R0 has the initial value set.

#### [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		-	0	l	_	—	I	

Conditions

O : The flag is set when  $+2^{31}$ -1 or  $-2^{31}$  is exceeded during operation; otherwise cleared.

### [Description Example]

RMPA.B


This instruction rotates *dest* one bit to the left including the C flag.

When (.W) is specified for the size specifier (.size) and *dest* is the address register(A0, A1), the 8 high-order bits become 0.

# [Selectable dest]

	dest*1								
R0L/R0 <del>/R2</del> F	R0L/R0 <del>/R2R0</del>								
R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>							
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change		-	Ι		0	0	I	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in dest = 0; otherwise cleared.
- C : The flag is set when the shifted-out bit is 1; otherwise cleared.

ROLC.B	R0L
ROLC.W	R0
ROLC.W	[[A0]]



This instruction rotates *dest* one bit to the right including the C flag.

When (.W) is specified for the size specifier (.size) and *dest* is the address register(A0, A1), the 8 high-order bits become 0.

# [Selectable dest]

	dest*1								
R0L/R0 <del>/R2</del> F	R0L/R0 <del>/R2R0</del>								
R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>							
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]						
dsp:24[A0]	dsp:24[A1]	abs24	abs16						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		-		_	0	0		0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in dest = 0; otherwise cleared.
- C : The flag is set when the shifted-out bit is 1; otherwise cleared.

RORC.B	R0L
RORC.W	R0
RORC.W	[[A0]]



- This instruction rotates *dest* left or right the number of bits indicated by *src*. The bit overflowing from LSB (MSB) is transferred to MSB(LSB) and the C flag.
- The direction of rotate is determined by the sign of *src*. When *src* is positive, bits are rotated left; when negative, bits are rotated right.
- When *src* is an immediate, the number of rotates is 8 to +8(≠0). You cannot set values less than 8, equal to 0, or greater than +8.
- When *src* is a register, the number of rotates is -16 to +16. Although you can set 0, no bits are rotated and no flags are changed. When you set a value less than -17 or greater than +17, the result of rotation is indeterminate.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register(A0, A1), the 8 high-order bits become 0.

# [Selectable src/dest]

	sr	C			de	st*1	
R0L/R0/R2R0 R0H/R2/-			R0L/R0 <del>/R2R0</del>		R0H/R2 <del>/-</del>		
R1L/R1/R3F	<del>\1</del>	R1H <del>/R3/-</del>		R1L/R1 <del>/R3</del> F	<del>\1</del> *2	R1H/R3/-*2	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM4* <sup>3</sup>							

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When *src* is R1H, you cannot choose R1 or R1H for *dest*.

\*3 The range of values that can be taken on is -  $8 \le \#IMM4 \le +8$ . However, you cannot set 0.

# [Flag Change]

Fla	ag	U	I	0	В	S	Ζ	D	С	
Cha	nge	_	-	_	-	0	0	_	0	*,

4 When the number of rotates is 0, no flags are changed.

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the bit shifted out last is 1; otherwise cleared.

ROT.B	#1,R0L	; Rotated left
ROT.B	#-1,R0L	; Rotated right
ROT.W	R1H,R2	

# RTS

[ Syntax ] RTS Return from subroutine ReTurn from Subroutine



[Instruction Code/Number of Cycles]

Page=272

# [Operation]

PCML  $\leftarrow$  M(SP) SP  $\leftarrow$  SP + 2 PCH  $\leftarrow$  M(SP)<sup>\*1</sup> SP  $\leftarrow$  SP + 2 \*1 The 8 low-order bits are saved.

# [Function]

• This instruction causes control to return from a subroutine.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		—	I	1	l	—	—	l

# [ Description Example ] RTS

# SBB Subtract with borrow SBB [Syntax] [Instruction Code/Number of Cycles] SBB.size src,dest Page= 273

# [Operation]

dest  $\leftarrow$  dest - src -  $\overline{C}$ 

# [Function]

- This instruction subtracts src and inverted C flag from dest and stores the result in dest.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

# [Selectable src/dest]

	sr	C			de	st	
R0L/R0 <del>/R2R0</del> R0H/R2/-			R0L/R0/R2F	<del>}0</del>	R0H/R2/-		
R1L/R1 <del>/R3R1</del> R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del> F	<del>\1</del>	R1H/R3 <del>/-</del>			
A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]	A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/16						

\*1 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	Ι	0	Ι	0	0		0

Conditions

- O: The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

SBB.B	#2,R0L	
SBB.W	A0,R0	
SBB.B	A0,R0L	; A0's 8 low-order bits and R0L are operated on.
SBB.B	R0L,A0	; R0L is zero-expanded and operated with A0.

# SBJNZSubtract & conditional jumpSuBtract then Jump on Not Zero

SBJNZ

Page= 275

[Syntax]

[Instruction Code/Number of Cycles]

SBJNZ.size

— в, w

# [Operation]

dest  $\leftarrow$  dest - src if dest  $\neq$  0 then jump label

# [Function]

- This instruction subtracts *src* from *dest* and stores the result in *dest*.
- When the operation resulted in any value other than 0, control jumps to **label**. When the operation resulted in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of ADJNZ.

src,dest,label

• When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

# [Selectable src/dest/label]

SrC		d	label		
	R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>		
	R1L/R1 <del>/R3R1</del>		R1H/R3≁-		
#IMM4 <sup>*1</sup>	<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]	$PC^{*2}-126 \le label \le PC^{*2}+129$
	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
	dsp:24[A0]	dsp:24[A1]	abs24	abs16	

\*1 The range of values that can be taken on is  $-7 \le \#IMM4 \le +8$ .

\*2 The PC indicates the start address of the instruction.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	l	I		—	_		—	

SBJNZ.W	#1,R0,label
SBJNZ.W	#2,[A1],label

SC <i>Cnd</i>			Store on condi Store Condition on	SC <i>Cnd</i>			
[ Syntax ] SC <i>Cnd</i>	label				[	Instr	uction Code/Number of Cycles ] Page=276
[ Operation ] if true then else	dest dest	←	1	if true then else	[dest]		1 0

- When the condition specified by *Cnd* is true, this instruction stores a 1 in *dest*; when the condition is false, it stores a 0 in *dest*.
- When *dest* is the address register(A0, A1), the 8 high-order bits of the address register become 0.
- There are following types of Cnd:

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or smaller than	≧
ΡZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	S∀O=0	Equal to or greater than	≦	LE	(S∀0) ∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S∀0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

# [Selectable dest]

dest*1							
ROL/RO/R2F	<del>}0</del>	<del>R0H/</del> R2/-					
R1L/R1/R3F	<del>{1</del>	<del>R1H/</del> R3 <del>/-</del>					
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]				
dsp:24[A0]	dsp:24[A1]	abs24	abs16				

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	I	-	_	-	Ι	Ι	Ι

SCC	R0L
SCC	[dsp:8[A0]]

	tring compare unequal ng CoMPare Unequal	SCMPU
[ Syntax ] SCMPU.size	[ Instructio	n Code/Number of Cycles ]
	— В, W	Page=277
[ Operation ]		
<ul> <li>When the size specifier (.size) is (.B)</li> </ul>	<ul> <li>When the size specifier (.size)</li> </ul>	) is (.W)
Repeat	Repeat	
M(A0) – M(A1) (compared by byte)	M(A0) – M(A1) (compared	by byte)
tmp0 ← M(A0)	If M(A0)=M(A1) and M(A0)	)≠0 <b>then</b> M(A0+1)–M(A1+1)
tmp2 ← M(A1)		(compared by byte)
A0 ← A0 + 1	tmp0 🗕 M(A0)	
A1 ← A1 + 1	tmp1 ← M(A0+1)	
<b>Until</b> (tmp0=0) ıı (tmp0≠tmp2)	tmp2 🔶 M(A1)	
tmp0, tmp2: temporary registers	tmp3 ← M(A1+1)	
	A0 ← A0 + 2	
	A1 ← A1+2	
	<b>Until</b> (tmp0=0) ıı (tmp1=0) ıı (tı	mp0≠tmp2) µ (tmp1≠tmp3)
	tmp0, tmp1, tmp2, tmp3: temp	

- Compares strings until contents do not match when compared in the address incrementing direction from the comparison address (A0) to the compared address (A1), until M(A0) = 0 or M(A0+1)=0 (when (.W) is specified for the size specifier (.size)).
- The contents of the address register (A0, A1) when the instruction is terminated become indeterminate.
- When an interrupt is requested during instruction execution, the interrupt is accepted after comparison of one data is completed.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			0		0	0	Ι	0

Conditions

- O : The flag is set when a signed operation of M(A0)–M(A1) resulted in exceeding +127 or -128; otherwise cleared.
- S : The flag is set when the operation of M(A0)-M(A1) resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when fined 0 in M(A0) and terminated, or M(A0)–M(A1)=0 (when compared result is matched); the flag is cleared when M(A0)–M(A1)≠0 (when compared result is not matched).
- C : The flag is set when an unsigned operation of M(A0)–M(A1) resulted in any value equal to or greater then 0; otherwise cleared.

# [Description Example]

SCMPU.W

SHA	Shift arithmetic SHift Arithmetic	SHA
[ Syntax ] SHA.size src,dest	[Instruction Code B, W, L	/Number of Cycles ] Page=278
<b>[ Operation ]</b> When <i>src</i> < 0	MSB dest/[dest] LSB	→C
When <i>src</i> > 0	C ← MSB dest/[dest] LSB ←	0

- This instruction arithmetically shifts dest left or right the number of bits indicated by src. The bit overflowing from LSB(MSB) is transferred to the C flg.
- The direction of shift is determined by the sign of *src*. When *src* is positive, bits are shifted left; when negative, bits are shifted right.
- When *src* is an immediate and you selected (.B) or (.W) for the size specifier (.size), the number of shifts is -8 to +8(≠0). You cannot set values less than -8, equal to 0, or greater than +8. When you selected (.L) for the size specifier (.size), the number of shifts is -16 to +16(≠0). You cannot set values less than -16, equal to 0, or greater than +16.
- When *src* is a register, the number of shifts is -16 to +16. Although you can set 0, no bits are shifted and no flags are changed. When you set a value less than -16 or greater than +16, the result of shift is indeterminate.
- When (.L) is specified for the size specifier (.size) and *dest* is the address register, *dest* is zeroextended to perform operation in 32 bits. The 24 low-order bits of the operation result are stored in *dest*.

# [Selectable src/dest]

	sr	C			de	st*1	
ROL/RO/R2F	<del>२0</del>	<del>R0H/R2/-</del>		R0L/R0/R2F	20	R0H/R2/-	
R1L/R1/R3R1 R1H*2/R		R1H* <sup>2</sup> <del>/R3/-</del>		R1L/R1/R3F	R1* <sup>2</sup>	R1H/R3/-*2	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/</del> A0/A0	<del>A1/</del> A1/A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
<del>dsp:16[A0]</del>	<del>dsp:16[A1]</del>	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM4/#IMM	<b>√18</b> *³						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When *src* is R1H, you cannot choose R1, R1H or R3R1 for *dest*.

\*3 When (.B) or (.W) is selected for the size specifier (.size), the range of values that can be taken on is -8 ≤ #IMM4 ≤ +8(≠0). When (.L) is selected for the size specifier (.size), the range of values that can be taken on is -16 ≤ #IMM8 ≤ +16 (≠0).

# [Flag Change ]\*1

Flag	U	I	0	В	S	Ζ	D	С	
Change	_	_	0	_	0	0	_	0	*

1 When the number of shifts is 0, no flags are changed.

Conditions

- O<sup>\*2</sup> : The flag is cleared when all the shift resulted in MSB and shift out bit are the same value; otherwise set.
- $S^{*_2}$ : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- $Z^{*_2}$ : The flag is set when the operation resulted in 0; otherwise cleared.
- $C^{\star_2}\;$  : The flag is set when the bit at last shifted out is 1; otherwise cleared.
- \*2 When (.L) is specified for the sign specifier (.size) and dest is the address register(A0, A1), the flag become indeterminate.

SHA.B	#3,R0L	; Arithmetically shifted left
SHA.B	#-3,R0L	; Arithmetically shifted right
SHA.L	R1H,Ram:8[A1]	
SHA.W	R1H,[[A1]]	



- This instruction logically shifts *dest* left or right the number of bits indicated by *src*. The bit overflowing from LSB (MSB) is transferred to the C flag.
- The direction of shift is determined by the sign of *src*. When *src* is positive, bits are shifted left; when negative, bits are shifted right.
- When *src* is an immediate and (.B) or (.W) is specified for the size specifier (.size), the number of shifts is -8 to +8(≠0). You cannot set values less than -8, equal to 0, or greater than +8. When (.L) is specified for the size specifier (.size), the number of shifts is -16 to +16(≠0). You cannot set values less than -16, or greater than +16.
- When *src* is a register, the number of shifts is -16 to +16. Although you can set 0, no bits are shifted and no flags are changed. When you set a value less than -16 or greater than +16, the result of shift is indeterminate.

# [Selectable src/dest]

	sr	C			de	st*1	
ROL/RO/R2F	<del>\0</del>	<del>R0H/R2/-</del>		R0L/R0/R2F	20	R0H/R2/-	
R1L/R1/R3R1 R1		R1H* <sup>2</sup> <del>/R3/-</del>		R1L/R1/R3F	R1* <sup>2</sup>	R1H/R3/-*2	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	<del>A0/</del> A0/A0	<del>A1/</del> A1/A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	<del>dsp:8[FB]</del>	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
<del>dsp:16[A0]</del>	<del>dsp:16[A1]</del>	<del>dsp:16[SB]</del>	<del>dsp:16[FB]</del>	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	<del>abs24</del>	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM4/#IMM	<del>//8</del> *3						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When *src* is R1H, you cannot choose R1, R1H or R3R1 for *dest*.

\*3 When (.B) or (.W) is selected for the size specifier (.size), the range of values that can be taken on is -8 ≤ #IMM4 ≤ +8(≠0). When (.L) is selected for the size specifier (.size), the range of values that can be taken on is -16 ≤ #IMM8 ≤ +16 (≠0).

# [Flag Change]\*1

Flag	U	I	0	В	S	Ζ	D	С	
Change	_	—		-	0	0	_	0	3

\*1 When the number of shifts is 0, no flags are changed.

Conditions

 $S^{*2}$ : The flag is set when the operation resulted in MSB = 1; otherwise cleared.

 $Z^{*2}$ : The flag is set when the operation resulted in 0; otherwise cleared.

 $C^{\star_2}$ : The flag is set when the bit shifted out last is 1; otherwise cleared.

\*2 When (.L) is specified for the sign specifier (.size) and dest is the address register(A0, A1), the flag become indeterminate.

# [Description Example]

SHL.B	#3,R0L
SHL.B	#-3,R0L
SHL.L	R1H,Ram:8[A1]
SHL.W	R1H,[[A0]]

; Logically shifted left ; Logically shifted right

SIN	String input String INput	SIN
[ Syntax ]	[ Instructio	n Code/Number of Cycles ]
SIN.size	— в, W	Page=283
[ Operation ] <sup>1</sup>		
<ul> <li>When size specifier (.size) is (.B)</li> </ul>	<ul> <li>When size specifier (.siz</li> </ul>	ze) is (.W)
While R3≠0 Do	While R3≠0 Do	
M(A1) ← M(A0)	M(A1) 🔶 M(A	0)
A1 🔶 A1 + 1	A1 🔶 A1	+ 2
R3 🗲 R3 - 1	R3 🔶 R3	- 1
End	End	

# [Function]

- Transfers strings from the fixed source address indicated by A0 to the destination address indicated by A1 in the address incrementing direction as many times as specified by R3.
- Set the source of transfer address in A0, the destination address in A1, and the transfer count in R3.
- The content of A1 when the instruction is terminated indicates the next address following the last data transferred.
- When an interrupt is requested during instruction execution, the interrupt is accepted after comparison of one data is completed.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_		l	Ι	_		_	—

# [Description Example]

SIN.W

SMOVE	3					nsfer stri g MOV	0					S	NON	/B
[ Syntax ] SMOVB.size								[]	Instr	uctio	n C	ode/Numb	er of Cyc Page	-
						— В , W							- 5	
[ Operation ] <sup>*1</sup>														
<ul> <li>When size spe</li> </ul>	cifi	er (.s	ize)	is (.B	)	•	When	size sp	ecifie	er (.si	ze)	is (.W)		
<b>While</b> R3≠0 <b>[</b>	Οο						While	<b>e</b> R3≠0 I	Do					
M(A1)	←	M(A	<b>A</b> 0)					M(A1)	+	M(A	.0)			
A0	←	A0	-	1				A0	+	A0	-	2		
A1	←	A1	-	1				A1	←	A1	-	2		
R3	←	R3	-	1				R3	←	R3	-	1		
End							End							
*4 \\\/\				<u> </u>										

# [Function]

- This instruction transfers string in successively address decrementing direction from the source address indicated by A0 to the destination address indicated by A1.
- Set the transfer count in R3.
- The address register(A0, A1) when the instruction is completed contains the next address of the last-read data.
- When an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	I				—		Ι	-

[ Description Example ] SMOVB.B

SMC	DVI						tring fo <b>Ve Fo</b>						SN	/0	VF
[ Syntax ] SMOVF	-					 — в, и	I	[]	Instr	uctio	n C	ode/N	umbe		<b>ycles ]</b> je=284
[ Operation • When	-	ecifi	er (.s	ize)	is (.B)		• When	size sp	ecifie	er (.siz	ze) i	is (.W)			
	R3≠0 <b>I</b>		,	,	( )			∎R3≠0 <b>I</b>		,	,	( <i>'</i>			
	M(A1)	←	M(A	١0)				M(A1)	←	M(A	.0)				
	A0	←	A0	+	1			A0	←	A0	+	2			
	A1	+	A1	+	1			A1	+	A1	+	2			
	R3	+	R3	-	1			R3	+	R3	-	1			
End							End								

# [Function]

- This instruction transfers string in successively address incrementing direction from the source address indicated by A0 to the destination address indicated by A1.
- Set the transfer count in R3.
- The address register (A0, A1) when the instruction is completed contains the next address of the lastread data.
- When an interrupt request is received during instruction execution, the interrupt is acknowledged after one ansfer is completed.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	ļ	l	_	l			

# [ Description Example ] SMOVF.W

SMOVU		sfer string DVe Unequal	SMOVU
[ Syntax ] SMOVU.size	——— В, \	-	ruction Code/Number of Cycles ] Page=285
tmp0 🔶	M(A0) (transfered by byte) M(A0)	tmp0 🔶	M(A0) (transfered by word) M(A0)
A0 ← A1 ← Until tmp0 = 0 tmp0: temporary reg		A0 ← A1 ←	M(A0 + 1) A0 + 2 A1 + 2 $0)  ext{ II (tmp1 = 0)}$ porary registers

- Transfers strings from the source address indicated by A0 to the destination address indicated by A1 in the address incrementing direction until 0 is detected.
- The contents of the address register (A0, A1) when the instruction is terminated become indeterminate.
- When an interrupt is requested during instruction execution, the interrupt is accepted after comparison of one data is completed.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	l	I		_		Ι	—	

# [ Description Example ] SMOVU.B

SOUT	Store string output String OUTput	SOUT
[ Syntax ] SOUT.size	[ Instru	ction Code/Number of Cycles ] Page=285
	— В, W	r aye-200
[ Operation ] <sup>∗1</sup>		
<ul> <li>When size specifier (.size) is (.B)</li> </ul>	<ul> <li>When size specifier</li> </ul>	(.size) is (.W)
While R3≠0 Do	While R3≠0 Do	
M(A1) ← M(A0)	M(A1) 🔶	M(A0)
A0 ← A0 + 1	A0	A0 + 2
R3 ← R3 - 1	R3 ←	R3 - 1
End	End	

# [Function]

- This instruction transfers strings from the source address indicated by A0 to the fixed destination address indicated by A1 in the address incrementing direction as many times as specified by R3.
- Set the source of transfer address in A0, the destination address in A1, and the transfer count in R3.
- The content of A0 when the instruction is terminated indicates the next address following the last data transferred.
- When an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	l		_	—	-	_	—	

[ Description Example ] SOUT.W

SSTR	Store string String SToRe	SSTR
[ Syntax ] SSTR.size	[ Ins — B , W	truction Code/Number of Cycles ] Page=286
[ Operation ] <sup>*1</sup> • When size specifier (.size) is (.B)	• When size speci	fier (.size) is (.W)
While R3≠0 Do	While R3≠0 Do	
M(A1) ← R0L	M(A1) 🝝	- R0
A1 🔶 A1 + 1	A1 🔸	- A1 + 2
R3 ← R3 - 1	R3 🗲	- R3 - 1
End	End	

# [Function]

- This instruction stores string, with the store data indicated by R0L/R0, the transfer address indicated by A1, and the transfer count indicated by R3.
- The content of A1 when the instruction is terminated indicates the next address following the last data transferred.
- When an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

# [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	Ι			—	_	Ι	—	_

[ Description Example ] SSTR.B

# STC

[Syntax]

Transfer from control register STore from Control register

# STC

[Instruction Code/Number of Cycles]

Page= 286

# [Operation]

dest ← src

STC src,dest

# [Function]

- This instruction transfers the control register indicated by *src* to *dest*. When *dest* is memory, specify the address in which to store the low-order address.
- When memory is specified for *dest*, the following bytes of memory are required.
  - 2 bytes : DMD0\*<sup>1</sup>, DMD1\*<sup>1</sup>, FLG, DCT0, DCT1, DRC0, DRC1, SVF 4 bytes : FB\*<sup>1</sup>, SB\*<sup>1</sup>, SP\*<sup>1</sup>, ISP\*<sup>1</sup>, INTB\*<sup>1</sup>, VCT\*<sup>1</sup>, SVP\*<sup>1</sup>, DMA0\*<sup>1</sup>, DMA1\*<sup>1</sup>, DRA0\*<sup>1</sup>, DRA1\*<sup>1</sup>, DSA0\*<sup>1</sup>, DSA1\*<sup>1</sup>
- \*1 The 1 high-order byte of dest becomes indeterminate.

# [Selectable src/dest]

		src		dest			
DMD0	DMD1	DCT0	DCT1	ROL/RO/R2F	R0L/R0/R2R0		
DRC0	DRC1	FLG	SVF	<del>R1L/</del> R1 <del>/R3</del>	<del>71</del>	<del>R1H/</del> R3 <del>/-</del>	
				<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	[A0]	[A1]
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
				dsp:24[A0]	dsp:24[A1]	abs24	abs16
FB	SB	SP*2	ISP	R0L/R0/R2P	२०	<del>R0H/R2/</del> -	
INTB	VCT	SVP		R1L/R1/R3P	۲1	<del>R1H/R3/-</del>	
DMA0	DMA1	DRA0	DRA1	<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]
DSA0	DSA1			dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
				dsp:24[A0]	dsp:24[A1]	abs24	abs16

\*2 Operation is performed on the stack pointer indicated by the U flag.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—	—	_	—	_	—	_	_

STC	FLG,R0
STC	FB,A0

# STCTX

Save context
STore ConTeXt

STCTX

[Instruction Code/Number of Cycles]

Page=288

# [Operation]

[Syntax]

STCTX

# [Function]

• This instruction saves task context to the stack area.

abs16,abs24

- Set the RAM address that contains the task number in abs16 and the start address of table data in abs24.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is subtracted to the stack pointer (SP). For this SP correction value, set the number of bytes you want to the transferred. Calculated as 2 bytes when transferring the R0, R1, R2, or R3 registers. A0, A1, SB, and FB are calculated as 4 bytes.
- Information on transferred registers is configured as shown below. Logic 1 indicates a register to be transferred and logic 0 indicates a register that is not transferred.



Transferred sequentially beginning with FB

• The table data is comprised as shown below. The address indicated by abs24 is the base address of the table. The data stored at an address apart from the base address as much as twice the content of abs16 indicates register information, and the next address contains the stack pointer correction value.



# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—		-	Ι	I	-	—

STCTX	Ram,Rom_TBL
31017	Ram,Rom_IDL

#### Conditional transfer **STNZ STNZ** STore on Not Zero [Instruction Code/Number of Cycles] [Syntax] STNZ.size src,dest Page= 288 - B,W [Operation]

if Z = 0 then dest/[dest] ← src

# [Function]

- This instruction transfers src to dest when the Z flag is 0. dest is not changed when the Z flag is 1.
- When (.B) is specified for the size specifier (.size) and dest is the address register (A0, A1), src is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0.
- When (.W) is specified for the size specifier (.size) and dest is the address register, the 8 high-order bits become 0.

# [Selectable src/dest]

	sr	C			de	st*1	
ROL/RO/R2F	<del>\0</del>	<del>R0H/R2/-</del>		R0L/R0 <del>/R2</del> F	<del>२0</del>	R0H/R2 <del>/-</del>	
R1L/R1/R3F	<del>{1</del>	<del>R1H/R3/-</del>		R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
<del>dsp:16[A0]</del>	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	<del>dsp:24[A1]</del>	<del>abs24</del>	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/16						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			l	_	—	—	—	_

# [Description Example]

STNZ.B #5,Ram:8[SB] STNZ.W #15,[[A1]]

# STZ Conditional transfer STORE on Zero STZ [Syntax] [Instruction Code/Number of Cycles] STZ.size src,dest B, W

# [Function]

- This instruction transfers *src* to *dest* when the Z flag is 1. *dest* is not changed when the Z flag is 1.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0.

# [Selectable src/dest]

	sr	C			de	St*1	
ROL/RO/R2F	<del>}0</del>	<del>R0H/R2/-</del>		R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>	
R1L/R1/R3F	<del>{1</del>	<del>R1H/R3/-</del>		R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
<del>dsp:16[A0]</del>	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	<del>dsp:24[A1]</del>	<del>abs24</del>	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	Л16						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		-	l		—	—	_	-

# [Description Example]

STZ.B #5,Ram:8[SB] STZ.W #10,[[A0]]

STZX	•••	Conditional transfer STore on Zero eXtention		
[ Syntax ] STZX.size	src1,src2,dest E	[ Instructi 3 , W	ion Code/Number of Cycles ] Page=289	
[ Operation ] If Z = 1 then else	dest ← src1 dest ← src2	lf Z = 1 then[dest] ← src else [dest] ← src	_	

- This instruction transfers *src1* to *dest* when the Z flag is 1. When the Z flag is 0, it transfers *src2* to *dest*.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0.

# [Selectable src/dest]

	sr	C			de	St*1	
ROL/RO/R2F	<del>80</del>	<del>R0H/R2/-</del>		R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>	
R1L/R1/R3F	<del>{1</del>	<del>R1H/R3/-</del>		R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>	
<del>A0/A0/A0</del>	<del>A1/A1/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
<del>dsp:16[A0]</del>	<del>dsp:16[A1]</del>	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	<i>I</i> 16						

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	—	l		I	l	—	—

STZX.B	#1,#2,Ram:8[SB]
STZX.W	#5,#10,[R0]



- This instruction subtracts src from dest and stores the result in dest.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.
- When (.L) is specified for the size specifier (.size) and *dest* is the address register, *dest* is zeroextended to perform operation in 32 bits. The 24 low-order bits of the operation result are stored in *dest*. When *src* is the address register, *src* is zero-extended to perform operation in 32 bits. The flags also change states depending on the result of 32-bit operation.

[ Selectable src/dest ]*1	(See the next page for <i>src/dest</i> classified by format.)
---------------------------	---

	sr	C			de	st	
R0L/R0/R2R	20	R0H/R2/-		R0L/R0/R2R	80	R0H/R2/-	
R1L/R1/R3R	81	R1H/R3/-		R1L/R1/R3R	81	R1H/R3/-	
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/16/#IMM32						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	0		0	0	_	0

Conditions

- O: The flag is set when a signed operation resulted in exceeding +2147483647(.L) or -2147483648(.L), +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

# [Description Example]

SUB.B	A0,R0L
SUB.B	R0L,A0
SUB.B	Ram:8[SB],R0L
SUB.W	#2,[A0]

- ; A0's 8 low-order bits and R0L are operated on.
- ; R0L is zero-expanded and operated with A0.

# [src/dest Classified by Format]

	sr	C		dest			
R0L/R0/R2R	0	R0H/R2/-		R0L/R0/R2R0		R0H/R2/-	
R1L/R1/R3R	1	R1H/R3/-		R1L/R1/R3F	81	R1H/R3/-	
A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]	A0/A0/A0*2	A1/A1/A1*2	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMM	116/#IMM32						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

# S format

	src				des	t* <sup>3</sup>	
R0L/R0	<del>dsp:8[SB]</del>	<del>dsp:8[FB]</del>	<del>abs16</del>	R0L/R0	dsp:8[SB]	dsp:8[FB]	abs16
#IMM8/#IM	M16*4						

\*3 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*4 You can specify only (.B) or (.W) for the size specifier (.size).

# SUBX

Subtract extend without borrow SUBtract eXtend

SUBX

[ Syntax ] SUBX src,dest

[Instruction Code/Number of Cycles]

Page=294

# [Operation]

dest 🔶	dest -	EXT(src)	[dest] 🗲	[dest] -	EXT(src)
dest 🕳	dest -	EXT([src])	[dest] 🔶	[dest] -	EXT([src])

# [Function]

- This instruction subtracts 8-bit *src* from *dest* (32 bits) after sign-extending *src* to 32 bits and stores the result in *dest*.
- When *dest* is the address register (A0, A1), *dest* is zero-extended to perform operation in 32 bits. The 24 low-order bits of the operation result are stored in *dest*. The flags also change states depending on the result of 32-bit operation.

# [Selectable src/dest]\*1

	sr	C		dest			
R0L <del>/R0/R2</del> F	<del>}0</del>	R0H <del>/R2/-</del>		R0L/R0/R2R0		<del>R0H/R2/-</del>	
R1L <del>/R1/R3</del> F	<del>{1</del>	R1H <del>/R3/-</del>		R1L/R1/R3F	R1	<del>R1H/R3/</del> -	
A0 <del>/A0/A0</del>	A1 <del>/A1/A1</del>	[A0]	[A1]	<del>A0/A0/</del> A0	<del>A1/A1/</del> A1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8							

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	0		0	0	—	0

Conditions

- O: The flag is set when a signed operation resulted in exceeding +2147483647(.L) or -2147483648(.L); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

SUBX	R0L,A0
SUBX	Ram:8[SB],R2R0
SUBX	#2,[A0]



- Each flag in the flag register changes state depending on the result of logical AND of *src* and *dest*.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

[Selectable	src/dest ]		(5	See the next	page for src/	dest classifie	ed by format.
	sr	C			de	st	
R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2 <del>/-</del>	
R1L/R1 <del>/R3</del> F	R1L/R1 <del>/R3R1</del> R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>		
A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]	A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	<i>I</i> 16						

\*1 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	l	I	-	0	0	l	Ι

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

TST.B	#3,R0L	
TST.B	A0,R0L	; A0's 8 low-order bits and R0L are operated on.
TST.B	R0L,A0	; R0L is zero-expanded and operated on with A0.

# [src/dest Classified by Format]

# G format

	sr	C		dest			
R0L/R0 <del>/R2R</del>	<del>:0</del>	R0H/R2/-		R0L/R0 <del>/R2</del> F	<del>{0</del>	R0H/R2/-	
R1L/R1 <del>/R3R</del>	<del>:1</del>	R1H/R3 <del>/-</del>		R1L/R1 <del>/R3F</del>	<del>\1</del>	R1H/R3 <del>/-</del>	
A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]	A0/A0 <del>/A0</del> *1	A1/A1 <del>/A1</del> *1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/16						

\*1 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

# S format

	src				des	t	
R0L/R0	<del>{0L/R0</del> dsp:8[SB] dsp:8[FB] abs16				dsp:8[SB]	dsp:8[FB]	abs16
#IMM8/#IN	#IMM8/#IMM16						

# UND

[Syntax]

UND

Interrupt for undefined instruction **UNDefined instruction** 



[Instruction Code/Number of Cycles]

Page=298

# [Operation]

SP	←	SP - 2
M(SP)	←	FLG
SP	←	SP - 2
M(SP)*1	←	(PC + 1)H
SP	←	SP - 2
M(SP)	←	(PC + 1)L
PC	←	M(FFFFDC16)
*1 Tho 8 hi	ab_orde	r hits become indeterminate

1 The 8 high-order bits become indeterminate.

# [Function]

- This instruction generates an undefined instruction interrupt.
- The undefined instruction interrupt is a nonmaskable interrupt.

# [Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С	*1	The flags are saved to the stack area before the UND
Change	0	0	I	_	—	I	0	-		instruction is executed. After the interrupt, the flag status becomes as shown on the left.

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.

# [Description Example]

UND

becomes as shown on the left.

WAIT	<i>Wait</i> WAIT	WAIT
[ Syntax ] WAIT	[]	nstruction Code/Number of Cycles ] Page= 298

[Operation]

• Stops program execution. Program execution is restarted when an interrupt whose priority is higher than that of the stop/wait restoring interrupt priority setup bit is accepted or a reset is generated.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	—	—	—		—	

# [Description Example]

WAIT

XCHG	Exchange eXCHanGe	XCHG
[ Syntax ] XCHG.size src,dest	[II	nstruction Code/Number of Cycles ] Page=299
[ Operation ] dest/[dest] ←→ src		

- This instruction exchanges contents between *src* and *dest*.
- When (.B) is specified for the size specifier (.size) and *dest* is address register(A0, A1), 24 bits of zeroexpanded *src* data are placed in the address register and the 8 low-order bits of the address register are placed in *src*.
- When (.W) is specified for the size specifier (.size) and *dest* is address register, 24 bits of zero- expanded *src* data are placed in the address register and the 16 low-order bits of the address register are placed in *src*. When *src* is address register, 24 bits data are placed in the address register and the 16 low-order bits of the address register are placed in *dest*.

# [Selectable src/dest]

	sr	C		dest*1				
R0L/R0 <del>/R2</del> F	<del>}0</del>	R0H/R2/-		R0L/R0 <del>/R2</del> F	<del>20</del>	R0H/R2 <del>/-</del>		
R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>		R1L/R1 <del>/R3</del> F	<del>{1</del>	R1H/R3 <del>/-</del>		
<del>A0/</del> A0 <del>/A0</del>	<del>A1/</del> A1 <del>/A1</del>	<del>[A0]</del>	<del>[A1]</del>	A0/A0 <del>/A0</del>	A1/A1 <del>/A1</del>	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	<del>dsp:8[FB]</del>	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	<del>dsp:16[A1]</del>	<del>dsp:16[SB]</del>	<del>dsp:16[FB]</del>	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	
dsp:24[A0]	<del>dsp:24[A1]</del>	abs24	<del>abs16</del>	dsp:24[A0]	dsp:24[A1]	abs24	abs16	
#IMM								

\*1 Indirect addressing [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/ R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# [Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-		-			-	—	Ι

# [Description Example]

XCHG.B	R0L,A0
XCHG.W	R0,A1
XCHG.B	R0L,[A0]

; A0's 8 low-order bits and R0L's zero-expanded value are exchanged.

XOR	Exclusive OR eXclusive OR	XOR		
[ Syntax ] XOR.size src,dest	[ In:	struction Code/Number of Cycles ] Page=299		
[ Operation ] dest ← dest ∀ src dest ← dest ∀ [src]	[dest] ← [dest] ∀ [dest] ← [dest] ∀	src [src]		

- This instruction exclusive ORs src and dest together and stores the result in dest.
- When (.B) is specified for the size specifier (.size) and *dest* is the address register (A0, A1), *src* is zeroextended to perform operation in 16 bits. In this case, the 8 high-oreder bits become 0. Also, when *src* is the address register, the 8 low-order bits of the address register are used as data to be operated on.
- When (.W) is specified for the size specifier (.size) and *dest* is the address register, the 8 high-order bits become 0. Also, when *src* is the address register, the 16 low-order bits of the address register are the data to be operated on.

# [Selectable src/dest]\*1

	sr	С		dest			
R0L/R0 <del>/R2R</del>	<del>\0</del>	R0H/R2 <del>/-</del>		R0L/R0 <del>/R2R</del>	<del>{0</del>	R0H/R2 <del>/-</del>	
R1L/R1 <del>/R3R1</del>		R1H/R3 <del>/-</del>		R1L/R1 <del>/R3R</del>	<del>\1</del>	R1H/R3 <del>/-</del>	
A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> *2	[A0]	[A1]	A0/A0 <del>/A0</del> *2	A1/A1 <del>/A1</del> * <sup>2</sup>	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16
#IMM8/#IMN	/16						

\*1 Indirect addressing [src] and [dest] can be used in all addressing except R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

\*2 When you specify (.B) for the size specifier (.size), you cannot choose A0 and/or A1 for *src* and *dest* simultaneously.

# [Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	Ι	—		-	0	0	—	—

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

XOR.B	A0,R0L	; A0's 8 low-order bits and R0L are exclusive ORed.
XOR.B	R0L,A0	; R0L is zero-expanded and exclusive ORed with A0.
XOR.B	#3,R0L	
XOR.W	A0,A1	
XOR.W	[A0],[[A1]]	

# 3.3 Index instructions

This section explains each INDEX instruction individually.

The INDEX instructions are provided for use on arrays. The execution addresses are derived by unsigned adding the addresses indicated by src and dest of the next instruction to be executed after the INDEX instruction to the content of src of the INDEX instruction.

The modifiable size is from 0 to 65535(64KB).

No interrupt request is not accepted immediately after the INDEX instruction.

The 10 types of INDEX instructions shown below are supported.

# (1) INDEXB.size src

The INDEXB (INDEX Byte) instruction is used for arrays arranged in bytes.

The execution addresses for the INDEXB instruction are derived by unsigned adding the src content of the INDEXB instruction to the addresses indicated by src and dest of the next instruction to be executed. For the next instruction executed after the INDEXB instruction, be sure to choose memory for both src and dest. Also, specify .B for the size specifier.

# Example:

INDEXB.B src MOV.<u>B</u>:G <u>mem1,mem2</u> Specify .B Memory Operation in C language char src; char src;



mem2[src] = mem1[src];

# Instruction which is modified by INDEXB

The src and dest of

ADC, ADD:G<sup>\*1<sup>\*</sup>2</sup>, AND, CMP:G<sup>\*1</sup>, MAX, MIN, MOV:G<sup>\*1\*3</sup>, MUL, MULU, OR, SBB, SUB, TST, XOR.

- \*1 You can only specify G format.
- \*2 The SP can not be used in dest of ADD instruction.
- \*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXB instruction.

#### (2) INDEXBD.size src

The INDEXBD (INDEX Byte Dest) instruction is used for arrays arranged in bytes.

The execution addresses for the INDEXBD instruction are derived by unsigned adding the src content of the INDEXBD instruction to the addresses indicated by dest(some instructions are src) of the next instruction to be executed.

For the next instruction executed after the INDEXBD instruction, be sure to choose memory for dest(some instructions are src). Also, specify .B for the size specifier.

# Example:



# Instruction which is modified by INDEXBD

The dest of

ABS, ADC, ADCF, ADD:G\*1\*2, AND, CLIP, CMP:G\*1, DEC, INC, MAX, MIN, MOV:G\*1\*3, MUL, MULU, NEG, NOT, OR, POP, ROLC, RORC, ROT, SBB, SHA, SHL, STNZ, STZ, STZX, SUB, TST, XCHG, XOR. The src of DIV, DIVU, DIVX, PUSH \*1 You can only specify G format.

\*2 The SP can not be used in dest of ADD instruction.

\*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXBD instruction.

Transfer

#### (3) INDEXBS.size src

The INDEXBS (INDEX Byte Src) instruction is used for arrays arranged in bytes. The execution addresses for the INDEXBS instruction are derived by unsigned adding the src content of the INDEXBS instruction to the addresses indicated by src of the next instruction to be executed. For the next instruction executed after the INDEXBS instruction, be sure to choose memory for src. Also, specify .B for the size specifier.

↓

#### Example: mem1 address INDEXBS.B src MOV.<u>B</u>:G <u>mem1,</u>mem2 The src content of $\rightarrow \bigoplus$ INDEXBS Specify .B Memory **Operation in C language** char src,mem2; char mem1[]; mem2 address mem2 = mem1[src];

# Instruction which is modified by INDEXBS

```
The src of
ADC, ADD:G*1*2, AND, CMP:G*1, MAX, MIN, MOV:G*1*3, MUL, MULU, OR, SBB, SUB,
TST, XOR
```

\*1 You can only specify G format.

\*2 The SP can not be used in dest of ADD instruction.

\*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXBS instruction.

# (4)INDEXW.size src

The INDEXW (INDEX Word) is used for arrays arranged in words.

The execution addresses for the INDEXW instruction are derived by unsigned adding twice the src content of the INDEXW instruction to the addresses indicated by src and dest of the next instruction to be executed. The range of src of INDEXW instruction that can be taken on is from 0 to 32767. You can not set otherwise.

For the next instruction executed after the INDEXW instruction, be sure to choose memory for both src and dest. Also, specify .W for the size specifier.



# Instruction which is modified by INDEXW

The src and dest of

ADC, ADD: $G^{*1*2}$ , AND, CMP: $G^{*1}$ , MAX, MIN, MOV: $G^{*1*3}$ , MUL, MULU, OR, SBB, SUB, TST, XOR.

\*1 You can only specify G format.

\*2 The SP can not be used in dest of ADD instruction.

\*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXW instruction.
### (5) INDEXWD.size src

The INDEXWD (INDEX Word Dest) is used for arrays arranged in words.

The execution addresses for the INDEXWD instruction are derived by unsigned adding twice the src content of the INDEXWD instruction to the addresses indicated by dest (some instructions are src) of the next instruction to be executed.

The range of src of INDEXWD instruction that can be taken on is from 0 to 32767. You cannot set otherwise.

For the next instruction executed after the INDEXWD instruction, be sure to choose memory for dest(some instructions are src). Also, specify .W for the size specifier.

### Example:



### Instruction which is modified by INDEXWD

The dest of ABS, ADC, ADCF, ADD:G\*1\*2, AND, CLIP, CMP:G\*1, DEC, INC, MAX, MIN, MOV:G\*1\*3, MUL, MULU, NEG, NOT, OR, POP, ROLC, RORC, ROT, SBB, SCcnd, SHA, SHL, STNZ, STZ, STZX, SUB, TST, XCHG, XOR. The src of DIV, DIVU, DIVX, PUSH, JMPI, JSRI.

\*1 You can only specify G format.

- \*2 The SP can not be used in dest of ADD instruction.
- \*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXWD instruction.

### (6) INDEXWS.size src

The INDEXWS (INDEX Word Src) is used for arrays arranged in words.

The execution addresses for the INDEXWS instruction are derived by unsigned adding twice the src content of the INDEXWS instruction to the addresses indicated by src of the next instruction to be executed. The range of src of INDEXWS instruction that can be taken on is from 0 to 32767. You can not set otherwise.

For the next instruction executed after the INDEXWS instruction, be sure to choose memory for src. Also, specify .W for the size specifier.

### Example:

INDEXWS.B src MOV.<u>W</u>:G <u>mem1,mem2</u> Specify .W <u>Memory</u>

### **Operation in C language**

char	src;
int	mem1[];
int	mem2[];



mem2 = mem1[src];

### Instruction which is modified by INDEXWS

The src of

ADC, ADD:G<sup>\*1\*2</sup>, AND, CMP:G<sup>\*1</sup>, MAX, MIN, MOV:G<sup>\*1\*3</sup>, MUL, MULU, OR, SBB, SUB, TST, XOR.

\*1 You can only specify G format.

\*2 The SP can not be used in dest of ADD instruction.

\*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXWS instruction.

### (7) INDEXL.size src

The INDEXL (INDEX Long word) is used for arrays arranged in long words.

The execution addresses for the INDEXL instruction are derived by unsigned adding four times the src content of the INDEXL instruction to the addresses indicated by src and dest of the next instruction to be executed. The range of src of INDEXL instruction that can be taken on is from 0 to 16383. You can not set otherwise.

For the next instruction executed after the INDEXL instruction, be sure to choose memory for both src and dest. Also, specify .L for the size specifier.

### Example:

INDEXL.B src MOV.<u>L:G mem1,mem2</u> Specify .L Memory

### **Operation in C language**

char	src;
long	mem1[],mem2[];

mem2[src] = mem1[src];



### Instruction which is modified by INDEXL

The src and dest of ADD:G<sup>\*1\*2</sup>, CMP:G<sup>\*1</sup>, MOV:G<sup>\*1\*3</sup>, SUB.

\*1 You can only specify G format.

- \*2 The SP can not be used in dest of ADD instruction.
- \*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXL instruction.

### (8) INDEXLD.size src

The INDEXLD (INDEX Long word Dest) is used for arrays arranged in long words.

The execution addresses for the INDEXLD instruction are derived by unsigned adding four times the src content of the INDEXLD instruction to the addresses indicated by dest (some instructions are src) of the next instruction to be executed. The range of src of INDEXLD instruction that can be taken on is from 0 to 16383. You can not set otherwise.

For the next instruction executed after the INDEXLD instruction, be sure to choose memory for dest (some instructions are src). Also, specify .L for the size specifier.



### Instruction which is modified by INDEXLD

The dest of ADD: $G^{*1*2}$ , CMP: $G^{*1}$ , MOV: $G^{*1*3}$ , SUB, SHA, SHL. The src of JMPI, JSRI.

\*1 You can only specify G format.

\*2 The SP can not be used in dest of ADD instruction.

\*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXLD instruction.

### (9) INDEXLS.size src

The INDEXLS (INDEX Long word Src) is used for arrays arranged in long words.

The execution addresses for the INDEXLS instruction are derived by unsigned adding four times the src content of the INDEXLS instruction to the addresses indicated by src of the next instruction to be executed. The range of src of INDEXLS instruction that can be taken on is from 0 to 16383. You cannot set otherwize.

For the next instruction executed after the INDEXLS instruction, be sure to choose memory for src. Also, specify .L for the size specifier.



### Instruction which is modified by INDEXLS

The src of ADD: $G^{*1*2}$ , CMP: $G^{*1}$ , MOV: $G^{*1*3}$ , SUB.

- \*1 You can only specify G format.
- \*2 The SP can not be used in dest of ADD instruction.
- \*3 The dsp:8[SP] can not be used in src or dest of MOV instruction.

Only above instructions can be used next to INDEXLS instruction.

### (10) BITINDEX.size src

The BITINDEX instruction is operated on the bit that is apart from bit 0 of the address indicated by dest as many bits as indicated by src of BITINDEX.

Make sure the next instruction to be executed after BITINDEX is a bit instruction. Also, be sure to specify memory for src or dest.

### Example:



### Instruction which is modified by BITINDEX

The src of BAND, BNAND, BNOR, BNTST, BNXOR, BOR, BTST:G<sup>\*1</sup>, BXOR. The dest of BCLR, BMcnd, BNOT, BSET, BTSTC, BTSTS.

\*1 You can only specify G format.

### (11) Next instructions that can be executed after INDEX

The table below lists the next instructions that can be executed after each INDEX instruction.

	Valid instruction	
INDEXB.B/.W*2	ADC, ADD:G*4, AND, CMP:G, MAX, MIN, MOV:G*3, MUL,	
	MULU, OR, SBB, SUB,TST,XOR	
	The src and dest of above instructions.	
INDEXBD.B/.W*2	ABS, ADC, ADCF, ADD:G*4, AND, CLIP, CMP:G, DEC,	DIV, DIVU, DIVX, PUSH
	INC, MAX, MIN, MOV:G*3, MUL, MULU, NEG, NOT, OR,	The src of above instructions.
	POP, ROLC, RORC, ROT, SBB, SCcnd, SHA, SHL,	
	STNZ, STZ, STZX, SUB, TST, XCHG, XOR	
	The dest of above instructions.	
INDEXBS.B/.W*2	ADC, ADD:G*4, AND, CMP:G, MAX, MIN, MOV:G*3, MUL,	
	MULU, OR, SBB, SUB, TST, XOR	
	The src of above instructions.	
INDEXW.B/.W*2	ADC, ADD:G*4, AND, CMP:G, MAX, MIN, MOV:G*3, MUL,	
	MULU, OR, SBB, SUB, TST, XOR	
	The src and dest of above instructions.	
INDEXWD.B/.W*2	ABS, ADC, ADCF, ADD:G*4, AND, CLIP, CMP:G, DEC,	DIV, DIVU, DIVX, PUSH, JMPI,
	INC, MAX, MIN, MOV:G*3, MUL, MULU, NEG, NOT, OR,	JSRI
	POP, ROLC, RORC, ROT, SBB, SHA, SHL, STNZ, STZ,	The src of above instructions.
	STZX, SUB, TST, XCHG, XOR	
	The dest of above instructions.	
INDEXWS.B/.W*2	ADC, ADD:G <sup>*4</sup> , AND, CMP:G, MAX, MIN, MOV:G <sup>*3</sup> , MUL,	
	MULU, OR, SBB, SUB, TST, XOR	
	The src of above instructions.	
INDEXL.B/.W*2	ADD:G <sup>*4</sup> , CMP:G, MOV:G <sup>*3</sup> , SUB	
	The src and dest of above instructions.	
INDEXLD.B/.W*2	ADD:G <sup>*4</sup> , CMP:G, MOV:G <sup>*3</sup> , SHA, SHL, SUB	JMPI*1, JSRI*1
	The dest of above instructions.	The src of above instructions.
INDEXLS.B/.W*2	ADD:G <sup>*4</sup> , CMP:G, MOV:G <sup>*3</sup> , SUB	
	The src of above instructions.	
BITINDEX.B/.W	BAND, BNAND, BNOR, BNTST, BNXOR, BOR,	BCLR, BMcnd, BNOT, BSET,
	BTST:G, BXOR	BTSTC, BTSTS
	The src of above instructions.	The dest of above instructions.

\*1 Since the size is specified for .A(3 bytes) by .L(4 bytes), care must be taken when using the data table.

- \*2 The ADD, CMP, and MOV instructions are valid in only the G format.
- \*3 The dsp:8[SP] cannot be used in src or dest of MOV instruction.
- \*4 The SP cannot be used in src or dest of ADD instruction.

## (12) Addressing modes

The table below lists the addressing modes that become valid in the next instructions that can be executed after INDEX. Indirect addressing modes can be used in each instruction.

	sr	C			de	st	
[A0]	[A1]			[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	dsp:16[FB]
dsp:24[A0]	dsp:24[A1]	abs24	abs16	dsp:24[A0]	dsp:24[A1]	abs24	abs16

\*1 For the MOV instruction you cannot use dsp8:[SP].

\*2 The SP in the ADD instruction cannot be used.

\*3 You cannot use R0L/R0/R2R0, R0H/R2/-, R1L/R1/R3R1, R1H/R3/-, SP/SP/SP, dsp:8[SP], and #IMM.

# **Chapter 4**

# **Instruction Code/Number of Cycles**

- 4.1 Guide to This Chapter
- 4.2 Instruction Code/Number of Cycles

# 4.1 Guide to This Chapter

This chapter describes instruction code and number of cycles for each op-code.

The following shows how to read this chapter by using an actual page as an example.



### (1) Mnemonic

Shows the mnemonic explained in this page.

### (2) Syntax

Shows an instruction syntax using symbols.

### (3) Instruction code

Shows instruction code. Entered in () are omitted depending on src/dest you selected.



Contents at addresses following (start address of instruction + 2) are arranged as follows:



### (4) Table of cycles

Shows the number of cycles required to execute this instruction and the number of instruction bytes. The number of cycles shown are the minimum possible, and they vary depending on the following conditions:

- Number of bytes that have been loaded in the instruction queue buffer
- Accessing of an external memory using 8-bit external bus
- Whether a wait is inserted in the bus cycle

Instruction bytes are indicated on the left side of the slash and execution cycles are indicated on the right side.

# ABS

(1) A	BS.s	ize	9			de	st												
b7						b0	b7							b	0		1	dest code	1
1 0	1 (	) (	14 1	d3	d2	SIZE	d1	d0		1	1	1	1	1				dsp8 dsp16/abs16	
	nen des ded at				-		dres	sed	the	CO	de l	has	000	001	001			dsp24/abs24	
.size	SIZE						de	est					d4	d3	d2	d1	d0	des	t
.B	0							R	0L/R	20/-			1	0	0	1	0		dsp:8[SB]
.W	1							R	1L/R	1/-			1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]
		•	Rı	n				R	0H/F	R2/-	-		1	0	0	0	0		dsp:16[A0]
								R	1H/F	R3/-	-		1	0	0	0	1	dsp:16[An]	dsp:16[A1]
								A	C				0	0	0	1	0		dsp:16[SB]
			Ar	า				A	1				0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]

	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
FA ]	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3, respectively.

# ADC

### (1) ADC.size

### #IMM, dest

b7	b0	b7							b0	b7							b0	. 1	dest code	
0000	0001	1	0	0	0	d4	d3	d2	SIZE	d1	d0	1	0	1	1	1	0		dsp8	#IMM8
																			dsp16/abs16	#IMM16
																		I	dsp24/abs24	

.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/1	4/1	4/3	5/3	5/3	6/3	6/3	7/3	6/3	7/3

\*1 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

# ADC

(2) ADC.siz	e src, d	est												
<b>b7 b0 b7</b> 0000 0001 1	s4_s3_s2_d4_d3	<b>b0 b7</b> d2 SIZE d1 d0 s1	l s	D C	) /	1		b0 0 dsp8 dsp16/abs16 dsp24/ab	ds ds	p8 p16	] /abs	co 16 /abs	]	
.size SIZE .B 0	src/e	dest	-	- s3 - d3	-	-		src/de	est	-		s2 d2	-	
.W 1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
An	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:8[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:16[SB/FB]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:24[An]	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4
abs16	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs24	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4

# ADCF

### (1) ADCF.size dest

b7								b0	b7							b0	)				dest code
*1	Wł		des	st is	s in	ndire	ectly	/ ad				1 e co	1 ha	 s (	1	0	00	1			dsp8 dsp16/abs16 dsp24/abs24
.siz	ze	SIZ	Έ						d	est				0	d4	d3	d2	d'	1 d	0	des
F	2	0		- T						R	01/	R0/-			1	0	0	1		0	

.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# ADD

### (1) ADD.size:G #IMM,dest

b7							b0	b7							b0	1-	dest	code	١		
1	0	0	0	d4	d3	d2	SIZE	d1	d0	1	0	1	1	1	0		dsp8 dsp16/abs	16		#IMM8 #IMM16	_
					ndire			dres	sed	the	e co	de h	nas	000	010		dsp16/abs dsp24/			#11/11/110	

added at the beginning.

.size	SIZE			lest	d4	d3	d2	d1	d0	dest	t	d4	d3 (	d2 c	11 o	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		-	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.
\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

### (2) ADD.L:G #IMM,dest

	b0 b7 d4 d3 d2 0 d1 is indirectly address ne beginning.	d0 sed t	1 the	1 cod	0 e h	0 as (		sp8 sp16/abs16 dsp24/abs24				#IM
	dest	d4	d3	d2	d1	d0	des	t	d4 d	3 d	2 c	1 d0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0 0	) ^	1	1 0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	) '	1	1 1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0 1	(	)	0 0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	(	0	0 1
	A0	0	0	0	1	0		dsp:16[SB]	0 1	(	C	1 0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	(	2	1 1
	[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	1	0 0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	1	0 1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	, ·	1	1 1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	· ·	1	1 0

### [ Number of Bytes/Number of Cycles ]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	6/2	6/2	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# ADD

# **ADD**

#### (3) ADD.size:Q #IMM, dest

ļ	b7									b0	b7							b0	_
	1		1		1	SIZE1	d4	d3	d2	\$IZE2	d1	d0	1	1		IM	M4	_	
,	۰ <u>۱</u>	v	Vh	e	n d	dest	is in	dire	ctlv	ado	Ires	sed	the		le h	as (	000	)10(	1 01

added at the beginnin

.size	SIZE1	SIZE2
.B	0	0
.W	0	1
.L	1	0

ing		ne code has U	0001001	dsp24/abs	24
ng					
	#IMM	IMM4	#IMM	IMM4	
	0	0000	-8	1000	
	+1	0001	-7	1001	
	+2	0010	-6	1010	
	+3	0011	-5	1011	
	+4	0100	-4	1 1 0 0	
	+5	0101	-3	1 1 0 1	
	+6	0110	-2	1 1 1 0	
	+7	0111	-1	1 1 1 1	

de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	R0L/R0/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

dest code

dsp16/abs16

dsp8

#### [Number of Bytes/Number of Cycles]

When (.B) and (.W) is specified for the size specifier (.size)

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

When (.L) is specified for the size specifier (.size)

( ) 1					,					
dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### (4) ADD.size:S #IMM, dest

b7							b0
0	0	d1	d0	0	1	1	SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE		de	st	d1	d0
.B	0	Rn		R0L/R0	0	0
.W	1			dsp:8[SB]	1	0
		dsp:	8[SB/FB]	dsp:8[FB]	1	1
		absŕ	16	abs16	0	1

dest code	,
dsp8	
abs16	
	1



**ADD** 

**ADD** 

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.\*3 When (.W) is specified for the size specifier (.size) the number of bytes in the table is increased by 1.

### (5) ADD.L:S #IMM, A0/A1

<u>b7</u>							<u>b0</u>
1	0	IMM	0	1	1	0	d0

#IMM	IMM	A0/A1	d0
#1	0	A0	0
#2	1	A1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 1/2

# ADD

## (6) ADD.size:G src, dest

b7			b0	b7							b0
1 s4 s	s3_s2	d4 d3	d2 SIZE	d1	d0	s1	s0	1	0	0	0

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed



<b>.size</b> .B	SIZE 0	s	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0
.W	1		R0L/R0/	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0
			R1L/R1/	1 0 0 1 1	dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1
		Rn	R0H/R2/-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0
			R1H/R3/-	1 0 0 0 1	dsp:16[An] dsp:16[A1]	0 1 0 0 1
			A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
		An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1
			[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
		[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:24[A1]	0 1 1 0 1
			dsp:8[A0]	0 0 1 0 0	abs16 abs16	0 1 1 1 1
		dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

-										
src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
An	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:24[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
abs24	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

**ADD** 

## (7) ADD.L:G src, dest

b7							b0	b7							b0	_
1	s4	s3	s2	d4	d3	d2	1	d1	d0	s1	s0	0	0	1	0	
	-			<u> </u>		· ·		· ·								١.

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed



src/o	dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0
	/R2R0	1 0 0 1 0	dsp:8	[SB] 0 0 1 1 0
	/R3R1	1 0 0 1 1	dsp:8[SB/FB] dsp:8	[FB] 0 0 1 1 1
Rn	//-	1 0 0 0 0		6[A0] 0 1 0 0 0
	//-	1 0 0 0 1	dsp:16[An] dsp:1	6[A1] 0 1 0 0 1
	A0	0 0 0 1 0		6[SB] 0 1 0 1 0
An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:1	6[FB] 0 1 0 1 1
	[A0]	0 0 0 0 0		4[A0] 0 1 1 0 0
[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:2	4[A1] 0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0	abs16 abs16	6 0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	4 0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
An	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
[An]	2/5	2/5	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8
dsp:8[An]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:8[SB/FB]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:16[An]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:16[SB/FB]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:24[An]	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8
abs16	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
abs24	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

#### **ADD** (8) ADD.L:G #IMM16, SP b7 b0 b7 b0 #IMM16 1 0 1 1 0 1 1 0 0 0 0 1 0 0 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 4/2

#### **ADD** (9) ADD.L:Q #IMM3, SP

b7							b0
0	1	i2	i1	0	0	1 <sup>1</sup>	i0

#IMM3	i2 i1 i0	#IMM3	i2	i1	i0
+1	0 0 0	+5	1	0	0
+2	0 0 1	+6	1	0	1
+3	0 1 0	+7	1	1	0
+4	0 1 1	+8	1	1	1

[Number of Bytes/Number of Cycles] 1/1

Bytes/Cycles



[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/2

# ADDX

### (1) ADDX #IMM, dest

b7							b0	b7							b0
1	0	0	0	d4	d3	d2	0	d1	d0	0	1	0	0	0	1
<sup>1</sup> 1	Whe	n d	est	is in	dire	ctly	ado	ires	sed	the	COC	de h	as (	000	0100
	add	ed a	at th	e be	egin	ning	<b>]</b> .								

	dest code	
	dsp8	#IMM8
	dsp16/abs16	
	dsp24/abs24	
•		

de	est	d4	d3	d2	d1	d0	des	t	d4 d3 d2 c				
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# ADDX

src, dest

b7							b0	b7							b0	
1	s4	s3	s2	d4	d3	d2	0	d1	d0	s1	s0	0	0	1	0	
* 4	_							,								

\*1 For indirect addressing, the following number is added at the beginning of code: 01000001 when src is indirectly addressed

00001001 when dest is indirectly addressed

01001001 when src and dest are indirectly addressed

src code
dsp8
dsp16/abs16
dsp24/abs24

dest code
dsp8
dsp16/abs16
dsp24/abs24

sr	c	s4	s3	s2	s1	s0	sro	;	s4	s3	s2	s1	s0
	R0L//	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L//	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
r	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
An	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
[An]	2/5	2/5	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8
dsp:8[An]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:8[SB/FB]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:16[An]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:16[SB/FB]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:24[An]	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8
abs16	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
abs24	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

label code dsp8

# ADJNZ

(1) ADJNZ.si	ize #IMM, de	est, label	
b7	b0 b7	b0	dest code
1 1 1 1 d	4 d3 d2 SIZE d1 d0 0 1	IMM4	dsp16/abs16
			dsp24/abs24

dsp8 (label code) = address indicated by label - (start address of instruction + 2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0000	-8	1000
+1	0001	-7	1001
+2	0010	-6	1010
+3	0011	-5	1011
+4	0100	-4	1100
+5	0101	-3	1101
+6	0110	-2	1110
+7	0111	-1	1111

d	est	d4	d3	d2	d1	d0	des	t	d4	d3	6 d2	d1	d0
	R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

\*1 When branched to label, the number of cycles in the table is increased by 2.

# AND

### (1) AND.size:G #IMM, dest

*1 Wh	b0     b7     b0     dest code       1     0     0     d4     d3     d2     SIZE     d1     d0     1														
.size	SIZE		dest	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.
\*3 When (.W) is specified for the size specifier (.size) the number of bytes in the table is increased by 1.

# AND

### (2) AND.size:S #IMM, dest

b7

b0

0 1 d1 d0 1 1 0 SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE	c	dest							
.B	0	Rn	R0L/R0	0	0					
.W	1		dsp:8[SB]	1	0					
		dsp:8[SB/FB]	dsp:8[FB]	1	1					
		abs16	abs16	0	1					





### [Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier (.size) the number of bytes in the table is increased by 1.

AND

### (3) AND.size:G src, dest

b7							b0	b7							b0
1	s4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	1	1	0	1

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed

00001001 when dest is indirectly addressed

01001001 when src and dest are indirectly addressed

dest code
dsp8
dsp16/abs16
dsp24/abs24

.size .B	SIZE 0		src/dest	-	s3 d3				src/de	est	-		s2 d2		
.W	1		R0L/R0/	1	0	0	-	0		dsp:8[SB]	0	0	1	-	0
	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]		0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1] 0		0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
An	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:24[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
abs24	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

# BAND

# (1) BAND src

b7         b0         b7           00000         00011         1         1	1_0_1 s4_s3_s2	<b>b0 b7</b> 2 0 s1 s0 0		src code sp8 sp16/abs16 dsp24/abs24	
5	src	s4 s3 s2 s1 s0	l∟ src	0002-10002-1	s4 s3 s2 s1 s0
	bit,R0L	1 0 0 1 0		bit,base:11[SB]	0 0 1 1 0
	bit,R0H	1 0 0 0 0	bit,base:11[SB/FB]	bit,base:11[FB]	0 0 1 1 1
Rn	bit,R1L	1 0 0 1 1		bit,base:19[A0]	0 1 0 0 0
	bit,R1H	1 0 0 0 1	bit,base:19[An]	bit,base:19[A1]	0 1 0 0 1
_	bit,A0	0 0 0 1 0		bit,base:19[SB]	0 1 0 1 0
An	bit,A1	0 0 0 1 1	bit,base:19[SB/FB]	bit,base:19[FB]	0 1 0 1 1
	bit,[A0]	0 0 0 0 0		bit,base:27[A0]	0 1 1 0 0
[An]	bit,[A1]	0 0 0 0 1	bit,base:27[An]	bit,base:27[A1]	0 1 1 0 1
	bit,base:11[A0]	0 0 1 0 0	bit,base:19	bit,base:19	0 1 1 1 1
bit,base:11[An]	bit,base:11[A1]	0 0 1 0 1	bit,base:27	bit,base:27	0 1 1 1 0

### [Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

# BCLR

# (1) BCLR dest

b7	•							b0	b7					b0	
1	1		0	1	d4	d3	d2	.0	d1	.d0	1	1	0	BIT	ds
		-	_												ds

	dest code
1	dsp8
I	dsp16/abs16
١	dsp24/abs24

							•							
de	est	d4	d3	d2	d1	d0	dest			d4 d3 d2 d1 d0				
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0	
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1	
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0	
	bit,R1H	1	0	0	0	1	bit,base:27[An]	bit,base:19[A1]	0	1	0	0	1	
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0	
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1	
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0	
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1	
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1	
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0	

dest	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

# **BITINDEX**

(1) BITINDE	X.size	src							
<b>b7</b>	b0 b7 d4 d3 d2 \$IZE d1		b( 1 0				src code dsp8 dsp16/abs16 dsp24/abs2		
.size SIZE		src	s4 s3	s2 :	s1 :	s0	sro	;	s4 s3 s2 s1 s0
.B 0		R0L/R0/	1 0	0	1	0		dsp:8[SB]	0 0 1 1 0
.W 1		R1L/R1/	1 0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1
	Rn	R0H/R2/-	1 0	0	0	0		dsp:16[A0]	0 1 0 0 0
		R1H/R3/-	1 0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1
	_	A0	0 0	0	1	0		dsp:16[SB]	0 1 0 1 0
	An	A1	0 0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1
		[A0]	0 0	0	0	0		dsp:24[A0]	0 1 1 0 0
	[An]	[A1]	0 0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1
		dsp:8[A0]	0 0	1	0	0	abs16	abs16	0 1 1 1 1
	dsp:8[An]	dsp:8[A1]	0 0	1	0	1	abs24	abs24	0 1 1 1 0
[Number of By	/tes/Number of								·

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/4	2/4	2/6	3/3	3/6	4/6	4/6	5/6	4/6	5/6
*1 The cycles o	fnov	t inct	uction	to he evecu	tod is increased	by 1				

1 The cycles of next instruction to be executed is increased by 1.

# **BM***cnd*

## (1) BMcnd dest

b7							b0	b7					b0
1	1	0	1	d4	d3	d2	0	d1	d0	0	1	0	BIT

dest code
dsp8
dsp16/abs16
dsp24/abs24

			_		
	0	0	0	0	ÇŅD

de		d4	43	d2	d1	40	dest		44	43	d2	41	40
ue		<u>u-</u>	uJ	uz	ui	uu	uesi	1	u4	us	uz	uī	uu
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1 0 0 0 1 bit,base:19[An] bit,b		bit,base:19[A1]	0	1	0	0	1				
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

Cnd	CND	Cnd		C	١D	
LTU/NC	0 0 0 0	GEU/C	1	0	0	0
LEU	0 0 0 1	GTU	1	0	0	1
NE/NZ	0 0 1 0	EQ/Z	1	0	1	0
PZ	0 0 1 1	N	1	0	1	1
NO	0 1 0 0	0	1	1	0	0
GT	0 1 0 1	LE	1	1	0	1
GE	0 1 1 0	LT	1	1	1	0

dest	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

**BM**cnd

## (2) BMcnd C

b7						b0	b7					b0
1 1	0	1	1	0	0	1	0	С	1	0	1	

Cnd	С	CND	Cnd	С	CND
LTU/NC	0	000	GEU/C	1	000
LEU	0	001	GTU	1	001
NE/NZ	0	010	EQ/Z	1	010
PZ	0	011	N	1	011
NO	0	100	0	1	100
GT	0	101	LE	1	101
GE	0	110	LT	1	110

### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2

# **BNAND**

## (1) BNAND src

<b>b7 b0 b7</b> 0000 0001 1 1	0 1 s4 s3 s2		0 b s		i0 I	0		src code dsp8 dsp16/abs16 dsp24/abs24					
SI	rc	s4	- s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

# **BNOR**

## (1) BNOR src

b7 b0	b7							b0	b7					b0		src code
0000 0001	1	1	0	1	s4	s3	s2	0	s1	s0	1	1	0	BIT	]	dsp8 dsp16/abs16 dsp24/abs24

							1=		- 1				
S	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

# BNOT

1) BNOT	dest		
57 1 1 0 1 d4	<b>b0 b7</b> d3 d2 0 d1 d0	b0 dest code	١
		dsp16/abs16 dsp24/abs24	
de	est	d4 d3 d2 d1 d0 dest	d4 d3 d2 d1 d0
	bit,R0L	1 0 0 1 0 bit,base:11[SB]	0 0 1 1 0
_	bit,R0H	1 0 0 0 0 bit,base:11[SB/FB] bit,base:11[FB]	0 0 1 1 1
Rn	bit,R1L	1 0 0 1 1 bit,base:19[A0]	0 1 0 0 0
	bit,R1H	1 0 0 0 1 bit,base:19[An] bit,base:19[A1]	0 1 0 0 1
_	bit,A0	0 0 0 1 0 bit,base:19[SB]	0 1 0 1 0
An	bit,A1	0 0 0 1 1 bit,base:19[SB/FB] bit,base:19[FB]	0 1 0 1 1
	bit,[A0]	0 0 0 0 0 bit,base:27[A0]	0 1 1 0 0
[An]	bit,[A1]	0 0 0 0 1 bit,base:27[An] bit,base:27[A1]	0 1 1 0 1
	bit,base:11[A0]	0 0 1 0 0 bit,base:19 bit,base:19	0 1 1 1 1
bit,base:11[An]	bit,base:11[A1]	0 0 1 0 1 bit,base:27 bit,base:27	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

dest	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

# BNTST

## (1) BNTST src

b7 b0 b7		b0 b7	b0	src code	,
0000 0001 1 1	1 0 1 s4 s3 s2	2 0 s1 s0 0		dsp8 dsp16/abs16 dsp24/abs24	
s	rc	s4 s3 s2 s1 s0	src		s4 s3 s2 s1 s0
	bit,R0L	1 0 0 1 0		bit,base:11[SB]	0 0 1 1 0
_	bit,R0H	1 0 0 0 0	bit,base:11[SB/FB]	bit,base:11[FB]	0 0 1 1 1
Rn	bit,R1L	1 0 0 1 1		bit,base:19[A0]	0 1 0 0 0
	bit,R1H	1 0 0 0 1	bit,base:19[An]	bit,base:19[A1]	0 1 0 0 1
	bit,A0	0 0 0 1 0		bit,base:19[SB]	0 1 0 1 0
An	bit,A1	0 0 0 1 1	bit,base:19[SB/FB]	bit,base:19[FB]	0 1 0 1 1
	bit,[A0]	0 0 0 0 0		bit,base:27[A0]	0 1 1 0 0
[An]	bit,[A1]	0 0 0 0 1	bit,base:27[An]	bit,base:27[A1]	0 1 1 0 1
	bit,base:11[A0]	0 0 1 0 0	bit,base:19	bit,base:19	0 1 1 1 1
bit,base:11[An]	bit,base:11[A1]	0 0 1 0 1	bit,base:27	bit,base:27	0 1 1 1 0

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

# BNXOR

# (1) BNXOR src

<b>b7 b0 b7</b> 0000 0001 1 1	0 1 s4 s3 s2		0 b ) s		60 	1	<b>b0</b> 1 1 BIT	src code dsp8 dsp16/abs16 dsp24/abs24					
SI	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

ę	src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
	Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

# BOR

(1) I	BOR		9	src	;												
b7	b0	b7							b0	b7					b0	_	src code
0000	0001	1	1	0	1	s4	s3	s2	0	s1	s0	1	0	0	BIT	]	dsp8           dsp16/abs16           dsp24/abs24

							•						
S	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
FA 3	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

# BRK

## (1) BRK



[Number of Bytes/Number of Cycles]



\*1 When you specify the target address of the BRK interrupt by use of the interruput table register (INTB) the number of cycles shown in the table increases by 2. At this time, set FF16 in address FFFE416 through FFFE716.

BRK2

### (1) BRK2

b7							b0
0	0	0	0	1	0	0	0

[Number of Bytes/Number of Cycles]

Bytes/Cycles 1/19

# **BSET**

## (1) BSET dest

	N/		00
1 1 0 1 d4 d3 d2 0	d1_d0_1	1 1	BIT

dest code
dsp8
dsp16/abs16
dsp24/abs24

							•	•					
de	est	d4 d3 d2 d1 d0					dest			d4 d3 d2 d1 d0			
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
Rn	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src

dest	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

# BTST

(1)	BTST:G	
-----	--------	--

b7	b0 b7	b0	src_code
1 1 0 1 s4 s3 s2	0 s1 s0 0 0 0	BIT	dsp8 dsp16/abs16 dsp24/abs24

							<b>_</b>						
S	rc	s4 s3 s2 s1 s0					src			s4 s3 s2 s1 s0			s0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
D	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
•	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

src code abs16

# BTST

(2) BTST:S				src	
b7				b0	
0 0 b2 b1	1	0	1	b0	
		•			
	_	_			
src		bit	,ba	se:19	9

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 3/3

# BTSTC

0 1 1 1 1

0

0 1 1 1

### (1) BTSTC dest

<b>b7</b>	<b>b0 b7</b> 4 d3 d2 0 d1 d0	100Bi	b0         dest code           0         0         BIT					
de	est	d4 d3 d2 d1 d0	dest		d4 d3 d2 d1 d0			
	bit,R0L	1 0 0 1 0		bit,base:11[SB]	0 0 1 1 0			
	bit,R0H	1 0 0 0 0	bit,base:11[SB/FB]	bit,base:11[FB]	0 0 1 1 1			
Rn	bit,R1L	10011		bit,base:19[A0]	0 1 0 0 0			
	bit,R1H	1 0 0 0 1	bit,base:19[An]	bit,base:19[A1]	0 1 0 0 1			
	bit,A0	0 0 0 1 0		bit,base:19[SB]	0 1 0 1 0			
An	bit,A1	0 0 0 1 1	bit,base:19[SB/FB]	bit,base:19[FB]	0 1 0 1 1			
	bit,[A0]	0 0 0 0 0		bit,base:27[A0]	0 1 1 0 0			
[An]	bit,[A1]	0 0 0 0 1	bit,base:27[An]	bit,base:27[A1]	0 1 1 0 1			

0 0 1 0 0 bit,base:19

0 0 1 0 1 bit,base:27

#### [Number of Bytes/Number of Cycles]

bit,base:11[An]

bit,base:11[A0]

bit,base:11[A1]

dest	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4

bit,base:19

bit,base:27
## **BTSTS**

### (1) BTSTS dest

<u>b7</u>							b0	b7					b0	_
1	1	0	1	d4	d3 I	d2	1 <sup>0</sup>	d1	d0	1	0	1	BIT	

dest code
dsp8
dsp16/abs16
dsp24/abs24

								•					
de	est	d4	d3	d2	d1	d0	dest		d4	d3	d2	d1	d0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4

## **BXOR**

(1) B)	XOF	R			S	src										
b7	b0	b7							b0	b7					b0	src code
0000	0001	1	1	0	1	s4	s3	s2	0	s1	_s0	1	0	1	BIT	dsp8 dsp16/abs16 dsp24/abs24

S	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	bit,R0L	1	0	0	1	0		bit,base:11[SB]	0	0	1	1	0
	bit,R0H	1	0	0	0	0	bit,base:11[SB/FB]	bit,base:11[FB]	0	0	1	1	1
Rn	bit,R1L	1	0	0	1	1		bit,base:19[A0]	0	1	0	0	0
	bit,R1H	1	0	0	0	1	bit,base:19[An]	bit,base:19[A1]	0	1	0	0	1
	bit,A0	0	0	0	1	0		bit,base:19[SB]	0	1	0	1	0
An	bit,A1	0	0	0	1	1	bit,base:19[SB/FB]	bit,base:19[FB]	0	1	0	1	1
	bit,[A0]	0	0	0	0	0		bit,base:27[A0]	0	1	1	0	0
[An]	bit,[A1]	0	0	0	0	1	bit,base:27[An]	bit,base:27[A1]	0	1	1	0	1
	bit,base:11[A0]	0	0	1	0	0	bit,base:19	bit,base:19	0	1	1	1	1
bit,base:11[An]	bit,base:11[A1]	0	0	1	0	1	bit,base:27	bit,base:27	0	1	1	1	0

src	bit,Rn	bit,An	bit,[An]	bit,base:11 [An]	bit,base:11 [SB/FB]	bit,base:19 [An]	bit,base:19 [SB/FB]	bit,base:27 [An]	bit,base:19	bit,base:27
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

## CLIP

8/8

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	(1) CLIP.siz	e	#I	MM1	, <b>#IMM2</b>	, de	st												
$ \begin{pmatrix} dsp8 \\ dsp16/abs16 \\ dsp24/abs24 \end{pmatrix}  \begin{pmatrix} \#IMM8-1 \\ \#IMM16-1 \\ \#IMM16-2 \\ \hline \#IM16-2 \\ $		0 0	0 c	14 d3		10 1	1 1	1	1										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	dsp8 dsp16/abs16	3		#	-	]				2	]								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	.size SIZE			de	st		d4	d3	d2	d1	d0		des	t		d4 d	3 d2	2 d1	d0
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	.B 0				R0L/R0/		1	0	0	1	0			dsp	8[SB]	0 0	) 1	1	0
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	.W 1				R1L/R1/		1	0	0	1	1	dsp:8[	SB/FB]	dsp	8[FB]	0 0	1	1	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Rn			R0H/R2/-		1	0	0	0	0			dsp	16[A0]	0 1	0	0	0
An       A1       0       0       1       1       dsp:16[SB/FB]       dsp:16[FB]       0       1       0       1       1         [An]       [A0]       0       0       0       0       0       0       0       0       1       1       0       0       0       0       1       1       1       0       0       0       0       0       0       1       1       0       0       0       1       1       0       0       0       0       0       1       1       0       0       0       1       1       0       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       1       0       0       1       1       0       0       1       1       0       0       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1					R1H/R3/-		1	0	0	0	1	dsp:16	6[An]	dsp	16[A1]	0 1	0	0	1
$\begin{bmatrix} A1 & 0 & 0 & 0 & 1 & 1 \\ [An] & \begin{bmatrix} A0 \end{bmatrix} & 0 & 0 & 0 & 0 & 0 \\ [An] & \begin{bmatrix} A1 & 0 & 0 & 0 & 0 & 0 \\ [An] & \begin{bmatrix} A0 \end{bmatrix} & 0 & 0 & 0 & 0 & 0 \\ [A1] & 0 & 0 & 0 & 0 & 1 \\ dsp:8[An] & \frac{dsp:8[A0]}{dsp:8[A1]} & 0 & 0 & 1 & 0 & 0 \\ dsp:8[An] & \frac{dsp:8[A1]}{dsp:8[A1]} & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & \frac{dsp:8[A1]}{dsp:8[A1]} & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & \frac{dsp:8[An]}{dsp:8[An]} & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 1 & 0 & 1 \\ dsp:8[An] & 0 & 0 & 0 & 0 & 0 \\ dsp:8[An] & 0 & 0 & 0 & 0 \\ dsp:8[An] & 0 & 0 & 0 & $					A0		0	0	0	1	0			dsp	16[SB]	0 1	0	1	0
[An]       [A1]       0       0       0       1       dsp:24[An]       dsp:24[A1]       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1<		An			A1		0	0	0	1	1	dsp:16	6[SB/FB]	dsp	16[FB]	0 1	0	1	1
Image: second					[A0]		0	0	0	0	0			dsp	24[A0]	0 1	1	0	0
dsp:8[An]         dsp:8[A1]         0         0         1         0         1         0         1         1		[An]			[A1]		0	0	0	0	1	dsp:24	4[An]	dsp	24[A1]	0 1	1	0	1
[Number of Bytes/Number of Cycles]					dsp:8[A0]		0	0	1	0	0	abs16		abs	16	0 1	1	1	1
[Number of Bytes/Number of Cycles]		dsp:8	[An]		dsp:8[A1]		0	0	1	0	1	abs24		abs	24	0 1	1	1	0
dest Rn An [An] dsp:8[An] dsp:8[SB/FB] dsp:16[An] dsp:16[SB/FB] dsp:24[An] abs16 abs24	[Number of By	/tes/Nu	umbe	er of C	ycles]										1				
	dest	Rn	An	[An]	dsp:8[An]	dsp	8[5	SB/F	-B]	ds	sp:1	6[An]	dsp:16[SB	/FB]	dsp:24[An]	abs′	16	ab	s24

Bytes/Cycles	5/6	5/6	5/8	6/8	6/8	7/8	7/8	8/8	7/8
*1 When (.W) is	speci	fied fo	r the s	ize specifiei	(.size) the num	berof bytes ir	the table is incre	eased by 2.	

199

(1) C	MP.s	ize:G	; #	#IMM, dest												
	en des	t is ind	b0 b7 13 d2 SIZE d1 irectly address at the beginn	sed, the code has	1	0 0	D			dest cc dsp8 dsp16/abs16 dsp24/abs	[#IM	M8 #IMN	116		]	
.size	SIZE		de	est	d4	d3	d2	d1	d0	dest	t	d4	d3	d2	d1	d0
.В	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn		R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			_	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An		A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			Anl	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An		[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp	o:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
*2 When doct in	indira		drooo	ad the num	har of bytes and	d avalaa in the	table are increa	and by 1 and	2 10000	ativaly

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.\*3 When (.W) is specified for the size specifier (.size), the number of bytes in the table is increased by 1.

### CMP

### (2) CMP.L:G #IMM32, dest

b7							b0	b7							b0	_
1	0	1	0	d4	d3	d2	0	d1	d0	1	1	0	0	0	1	
*1 V	Vhe	n de	-st i	s in	dire	ctlv	add	Ires	sed	the	0.0	de h	asi	000	010	01

dest code dsp8 dsp16/abs16 dsp24/abs24

#IMM32

\*1 When dest is indirectly addressed, the code has 00001001 added at the beginning.

	dest	d	4 d3	3 d2	2 d1	d0	des	st	d4	d3	d2	d1	d0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
-	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	6/2	6/2	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

d4 d3 d2 d1 d0

0

0 0 1 1

### (3) CMP.size:Q

#IMM, dest

b	7							b0	b7							b0	
	1	. 1	1	0	d4	d3	d2	SIZE	d1	d0	0	.1		IM	M4		
*1		W/bc	n d		ic in	diro			Iroc	cod			do k				
^1		Whe	en a	est	is in	dire	ctly	add	ires	sed	, the	e co	ae r	nas			

00001001 added at the beginning.

.size	SIZE		#IMM	IMM4	#IMM	IMM4
.B	0		0	0000	-8	1000
.W	1		+1	0001	-7	1001
		•	+2	0010	-6	1010
			+3	0011	-5	1011
			+4	0100	-4	1100
			+5	0101	-3	1101
			+6	0110	-2	1110
			+7	0111	-1	1111

+2	0 0	010	-6		1	0	1	0		
+3	0 0	) 1 1	-5	-	1	0	1	1		
+4	0 ~	00	-4		1	1	0	0	_	
+5	0 ~	01	-3		1	1	0	1		
+6	0 ~	110	-2		1	1	1	0	_	
+7	0 ~	111	-1		1	1	1	1		
									_	
	de	st		d4	d3	d2	d1	dΟ	des	t
				u.	uu	<b>u</b> 2	uı	uu	400	
		R0L/R	)/	1	0	0	1	0		dsp:8[SB]
(									dsp:8[SB/FB]	-
Rn		R0L/R0	/	1	0	0	1	0		dsp:8[SB]

	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

dest code

dsp24/abs24

dsp8 dsp16/abs16

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### (4) CMP.size:S #IMM, dest

b7							b0
0	1	d1	d0	0	1	1	SIZE
*1	Wh	en d	est i	s in	dire	ctlv	adc

1 When dest is indirectly addressed, the code has 00001001 added at the beginning.

.size	SIZE	de	st	d1	d0
.B	0	Rn	R0L/R0	0	0
.W	1		dsp:8[SB]	1	0
		dsp:8[SB/FB]	dsp:8[FB]	1	1
		abs16	abs16	0	1



### [Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier (.size), the number of bytes in the table is increased by 1.

### (5) CMP.size:G src, dest

ł	<b>5</b> 7								b0	b7							b0
ſ	1	s	4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	0	1	.1	.0
L																	

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed



.size	SIZE
.B	0
.W	1

	SI	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0					src/de	est			s2 d2			
		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
-		R1L/R1/		0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-		1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[An] dsp:8[A1]		0	0	1	0	0	abs16	abs16	0	1	1	1	1
			0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
An	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:24[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
abs24	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

dest code

### CMP

(6) CMP.L:G src, dest

b0 b7 b7 b0 d4 d3 d2 1 d1 d0 s1 s0 0 0 0 1 1 s4 s3 s2

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed

01001001 when src and dest are indirectly addressed

0.0 0000	1 /
dsp8	dsp8
dsp16/abs16	dsp16/abs16
dsp24/abs24	dsp24/abs24
	/ (

src code

SI	rc/dest	-			s1 d1		src/de	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0					
	/R2R0	1	0	0	1	0		dsp:8[SB]	0 (	)	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 (	)	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
//-		1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An] dsp:8[A1]		0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
An	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
[An]	2/5	2/5	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8
dsp:8[An]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:8[SB/FB]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:16[An]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:16[SB/FB]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:24[An]	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8
abs16	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
abs24	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

### (7) CMP.size:S src, R0/R0L

b7							b0
0	1	d1	d0	0	0	0	SIZE

\*1 When src is indirectly addressed, the code has 00001001 added at the beginning.

.size	SIZE		src						
.B	0		dsp:8[SB]	1	0				
.W	1	dsp:8[SB/FB]	dsp:8[FB]	1	1				
		abs16	abs16	0	1				



#### [Number of Bytes/Number of Cycles]

src	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/3	3/3

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### CMPX

### (1) CMPX #IMM, dest

b7												
1       0       1       0       0       1       0       0       1       dsp8         1       When dest is indirectly addressed, the code has 00001001 added at the beginning.       dsp16/abs16       dsp24/abs24												
d	est	d4 d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	/ /R2R0	1 0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/ /R3R1	1 0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/ /-	1 0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/ /-	1 0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0 0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0 0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0 0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0 0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0 0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0 0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24	
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4	
*2. When doct is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 2 respectively.											

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## DADC

(1) DADC.size

### #IMM, dest

b7 b	) b7							b0	b7							b0
0000 0001	1	0	0	0	d4	d3	d2	SIZE	d1	d0	0	0	1	1	1	0

dest code	
dsp8	#IMN
dsp16/abs16	#
dsp24/abs24	

#IMM8	
#IMM16	1
	-

.size	SIZE		de	st	d4	d3	d2	d1	d0	dest	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		'  Rn		R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			An ////////////////////////////////////	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An		A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[[Ar		[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	d	ds	p:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/4	4/4	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6

\*1 When (.W)is specified for the size specifier(.size), the number of bytes in the table is increased by 1.

DADC

### (2) DADC.size src, dest

`	b7	b0	b7				b	0 b7						b0	src cod	e v	dest code
[	0000	0001	1	s4_s3_	s2 d4	4_d3_0	d2 SIZ	E d1	d0	s1 s	s <b>0</b> 1	1 0	, <sup>0</sup>	0	dsp8 dsp16/abs16 dsp24/abs		dsp8 dsp16/abs16 dsp24/abs24
	.size	SIZE	Ξ			src/d	lest					s2 s			src/des	st	s4 s3 s2 s1 s0

		er er	'C/dest						i Sic/ue	51				
.В	0	31	Guest	d4	l d3	d2	d1	d0			d4 d3	3 d2	d1 (	d0
.W	1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0	1	1	0
			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/4	3/4	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
An	3/4	3/4	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
[An]	3/6	3/6	3/7	4/7	4/7	5/7	5/7	6/7	5/7	6/7
dsp:8[An]	4/6	4/6	4/7	5/7	5/7	6/7	6/7	7/7	6/7	7/7
dsp:8[SB/FB]	4/6	4/6	4/7	5/7	5/7	6/7	6/7	7/7	6/7	7/7
dsp:16[An]	5/6	5/6	5/7	6/7	6/7	7/7	7/7	8/7	7/7	8/7
dsp:16[SB/FB]	5/6	5/6	5/7	6/7	6/7	7/7	7/7	8/7	7/7	8/7
dsp:24[An]	6/6	6/6	6/7	7/7	7/7	8/7	8/7	9/7	8/7	9/7
abs16	5/6	5/6	5/7	6/7	6/7	7/7	7/7	8/7	7/7	8/7
abs24	6/6	6/6	6/7	7/7	7/7	8/7	8/7	9/7	8/7	9/7

## DADD

### (1) DADD.size #IMM, dest

<b>b7 b0 b7</b> 0000 0001 1	0 0 0 d4 d3	<b>b0 b7</b> d2 SIZE d1 d0 0	1	1	1	1		b0 dest 0 dsp8 dsp16/abs10 dsp24/a	5 <b>[</b>	MM8 #IN	_	6		
.size SIZE	de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B 0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
· · · · · ·	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	_	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/4	4/4	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6

\*1 When (.W) is specified for the size specifier (.size), the number of bytes in the table is increased by 1.

### DADD

(2) DADD.s	ize src, d	lest												
<b>b7 b0 b7</b> 0000 0001 1	0000 0001 1 s4 s3 s2 d4 d3 d2 SIZE d1 d0 s1 s0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
.size SIZE .B 0	src/	dest	-	s3 d3				src/de	est	s4 s3 d4 d3			-	
.W 1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0	1	1	0	
		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1	
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0	
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1	
		A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0	
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1	
		[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0	
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1	
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1	
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0	

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/4	3/4	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
An	3/4	3/4	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
[An]	3/6	3/6	3/7	4/7	4/7	5/7	5/7	6/7	5/7	6/7
dsp:8[An]	4/6	4/6	4/7	5/7	5/7	6/7	6/7	7/7	6/7	7/7
dsp:8[SB/FB]	4/6	4/6	4/7	5/7	5/7	6/7	6/7	7/7	6/7	7/7
dsp:16[An]	5/6	5/6	5/7	6/7	6/7	7/7	7/7	8/7	7/7	8/7
dsp:16[SB/FB]	5/6	5/6	5/7	6/7	6/7	7/7	7/7	8/7	7/7	8/7
dsp:24[An]	6/6	6/6	6/7	7/7	7/7	8/7	8/7	9/7	8/7	9/7
abs16	5/6	5/6	5/7	6/7	6/7	7/7	7/7	8/7	7/7	8/7
abs24	6/6	6/6	6/7	7/7	7/7	8/7	8/7	9/7	8/7	9/7

# DEC

z       b0       b7       b0         1       0       1       1       0       0       1       1       1       0         1       0       1       1       1       0       0       1       1       1       0         1       0       1       1       1       0       0       1       1       1       0         1       When dest is indirectly addressed, the code has 00001001 added at the beginning.       dsp16/abs16       dsp24/abs24       dsp24/abs24         size       SIZE       dest       d4 d3 d2 d1 d0       dest       dest       dest       dest														
SIZE	de	st	d4	d3	d2	d1	d0	dest	t	d4 d3	d2 c	11 d	10	
0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0	1	1	0	
1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1	
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0	
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1	
	_	A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0	
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1	
		[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0	
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1	
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1	
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0	
	en dest is 0001001 SIZE 0	1     1     d4     d3     d2     SIZE     d1       en dest is indirectly addres       0001001 added at the begin       SIZE     de       0	1       1       d4       d3       d2       SIZE       d1       d0       0       0       1       1         en dest is indirectly addressed, the code ha       added at the beginning.       dest       added at the beginning.         SIZE       0       1       1       Rn       ROL/R0/       R1L/R1/         1       8n       A0       A1       A1         [An]       [A0]       [A1]       dsp:8[A0]	1       1       1       4       d3       d2       SIZE       d1       d0       0       0       1       1       1         en dest is indirectly addressed, the code has       0001001 added at the beginning.       dest       d4       d4       d4       d4       d4       d4       d4       d4       d4       d6       d6<	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## DIV

### (1) DIV.size

b7							b0	b7							b0	
1	0	1	1	0	0	0	0	0	1	0	<b>SIZE</b>	0	0	1	1	#IMM8
							I									#IMM16

#IMM

.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 3/18

\*1 When (.W) is specified for the size specifier (.size), the number of bytes and cycles in the table are increased by 1 and 6, respectively.

### DIV

(2) D	IV.siz	e src													
	ien src i			1 	0 0 010	)			src code dsp8 dsp16/abs16 dsp24/abs24						
.size	SIZE		src	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[Ar	] dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/18	2/18	2/20	3/20	3/20	4/20	4/20	5/20	4/20	5/20

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier (.size), the number of bytes in the table is increased by 6.

## DIVU

#### (1) DIVU.size #IMM

b7							b0	b7							b0	
1	0	1	1	0	0	0	0	0	0	0	SIZE	0	0	1	1	#IMM8
														-		#IMM16

.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 3/18

\*1 When (.W) is specified for the size specifier (.size), the number of bytes and cycles in the table are increased by 1 and 5, respectively.

1 1 1 1

0 1 1 0 1

0

0 1 1 1 0

dsp:24[A1]

abs16

abs24

### DIVU

(2) DI\	/.size	e src						
*1 Whe	en src is	b0 b7 s4 s3 s2 bize s1 indirectly addresse e beginning.		<b>ьо</b> 1 0 00001001		src code dsp8 dsp16/abs16 dsp24/abs24		
.size	SIZE	SI	°C	s4 s3 s2	s1 s0	src		s4 s3 s2 s1 s0
.B	0		R0L/R0/	1 0 0	1 0		dsp:8[SB]	0 0 1 1 0
.W	1		R1L/R1/	1 0 0	1 1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1
		Rn	R0H/R2/-	1 0 0	0 0		dsp:16[A0]	0 1 0 0 0
			R1H/R3/-	1 0 0	0 1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1
		_	A0	0 0 0	1 0		dsp:16[SB]	0 1 0 1 0
		An	A1	0 0 0	1 1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1
			[A0]	0 0 0	0 0		dsp:24[A0]	0 1 1 0 0
		[An]	[A1]	0 0 0	0 1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1

0

0 0 1 0 0

0 0 1

#### [Number of Bytes/Number of Cycles]

dsp:8[An]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/18	2/18	2/20	3/20	3/20	4/20	4/20	5/20	4/20	5/20

0 0 0

1

0 1

abs16

abs24

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. \*3 When (.W) is specified for the size specifier (.size), the number of cycles in the table is increased by 5.

### DIVX

#### (1) DIVX.size #IMM

b7							b0	b7							b0	
1	0	1	1	0	0	1	0	0	1		SIZE	0	0	1	1	#IMM8
	L		L			I	L		I	L			I	I	_	#IMM16

[A1]

dsp:8[A0]

dsp:8[A1]

.size	SIZE
.В	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 3/18

\*1 When (.W) is specified for the size specifier (.size), the number of bytes and cycles in the table are increased by 1 and 6, respectively.

### DIVX

(2) DI	VX.si	ize src													
	en src i	b0 b7 s4 s3 s2 \$IZE s1 s indirectly address ne beginning.	s0 0 1 1 1	1 1 0000	<u>в</u> 0 1 010(	)			src code dsp8 dsp16/abs16 dsp24/abs24						
.size	SIZE		src	s4	s3	s2	s1	s0	src		s4	s3	s2	s1 :	s0
.В	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
L		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB	dsp:16[A	n] dsp:16[SB/F	B] dsp:24[A	n]abs16	abs24
Bytes/Cycles	2/18	2/18	2/20	3/20	3/20	4/20	4/20	5/20	4/20	5/20

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier (.size), the number of cycles in the table is increased by 6.

## DSBB

### (1) DSBB.size #IMM, dest

_b7 b(	0 b7	b0 b7	b0	dest code	
0000 0001	1_0_0_1_d4_d3	3_d2 SIZE d1_d0_0_0_1	1 1 0	dsp8	#IMM8
				dsp16/abs16	#IMM16
				dsp24/abs24	

.size	SIZE		de	est	d4	d3	d2	d1	d0	dest	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Btyes/Cycles	4/2	4/2	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4

\*1 When (.W) is specified for the size specifier (.size), the number of bytes in the table is increased by 1.

### DSBB

### (2) DSBB.size src, dest

b7 b0 b7 b0 b7	b0src_code	dest code
0000 0001 1 s4 s3 s2 d4 d3 d2 size d1 d0 s1 s0 1	0 1 0 dsp8 dsp16/abs16 dsp24/abs24	dsp8 dsp16/abs16 dsp24/abs24

<b>.size</b> .B	SIZE 0	src/	dest	-	s3 d3				src/de	est	s4 s d4 c			
.W	1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 (	) 1	1	0
		5	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 (	) 1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 '	10	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 '	10	0	1
		•	A0	0	0	0	1	0		dsp:16[SB]	0 '	10	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 '	10	1	1
		r.a. 1	[A0]	0	0	0	0	0		dsp:24[A0]	0 '	11	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 '	11	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 '	1 1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 '	1 1	1	0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
An	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
[An]	3/4	3/4	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5
dsp:8[An]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:8[SB/FB]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:16[An]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:16[SB/FB]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:24[An]	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5
abs16	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
abs24	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5

## DSUB

(1) DSUB.s	ize #IMI	N, dest												
b <b>7 b0 b7</b> 0000 0001 1		<b>b0 b7</b> 13 d2 SIZE d1 d0 0	1	1	1	, 		b0         dest           0         dsp8           dsp16/abs11           dsp24/a	6	MM8 #IM	_	6		
.size SIZE		dest	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B 0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
·	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0
Number of P	vtos/Number o	f Civalas]						•	•					

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/2	4/2	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4

\*1 When (.W) is specified for the size specifier (.size), the number of bytes in the table is increased by 1.

### DSUB

### (2) DSUB.size src, dest

<u>b7 b0 b7 b0 b7</u>	b0src_code	dest code
0000 0001 1 s4 s3 s2 d4 d3 d2 SIZE d1 d0 s1 s0 0		dsp8
	dsp16/abs16 dsp24/abs24	dsp16/abs16 dsp24/abs24
	······································	

<b>.size</b> .B	SIZE 0		src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0
.W	1		R0L/R0/		dsp:8[SB]	0 0 1 1 0
			R1L/R1/	1 0 0 1 1 dsp:8[SB/I	-B] dsp:8[FB]	0 0 1 1 1
		Rn	R0H/R2/-	10000	dsp:16[A0]	0 1 0 0 0
			R1H/R3/-	1 0 0 0 1 dsp:16[An	dsp:16[A1]	0 1 0 0 1
			A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
		An	A1	0 0 0 1 1 dsp:16[SB	dsp:16[FB]	0 1 0 1 1
			[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
		[An]	[A1]	0 0 0 0 1 dsp:24[An	dsp:24[A1]	0 1 1 0 1
			dsp:8[A0]	0 0 1 0 0 abs16	abs16	0 1 1 1 1
		dsp:8[An]	dsp:8[A1]	0 0 1 0 1 abs24	abs24	0 1 1 1 0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
An	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
[An]	3/4	3/4	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5
dsp:8[An]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:8[SB/FB]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:16[An]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:16[SB/FB]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:24[An]	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5
abs16	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
abs24	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5

### ENTER

(1)	EN	ITE	ER		#IN	ИM		
b7							b0	
1	1	1	0	1	1	0	0	#IMM8

[Number of Bytes/Number of Cycles] Bytes/Cycles 2/4

**EXITD** 

### (1) EXITD

b7							b0
1	1	1	1	1	1	0	0

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 1/8

## EXTS

(1) E	EXT	S.s	size	<b>;</b>	(	des	st									
b7						b0	b7							b0	_ /	dest code
1	1 ( 	0	d4	d3 I	d2	SIZE	d1	d0	0	1 I	1	1	1	0		dsp8 dsp16/abs16
																dsp24/abs24

.size	SIZE		de	st	d4	d3	d2	d1	d0	dest	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			r	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0	

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.

### EXTS

2) EXTS.B	src,de	st				
<b>b7 b0 b7</b> 0000 0001 1	s4 s3 s2 d4 d3	<b>b0 b7</b> d2 0 d1 d0 s1	<b>b0</b> s0 0 1 1 1	src cod dsp8 dsp16/abs16 dsp24/abs2	dsp8 dsp1	dest code 6/abs16 3sp24/abs24
	src	s4 s3 s2 s1 s0	src		s4 s3 s2 s1s0	]
	R0L//	1 0 0 1 0		dsp:8[SB]	0 0 1 1 0	1
_	R1L//	1 0 0 1 1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1	
Rn	R0H//-	1 0 0 0 0		dsp:16[A0]	0 1 0 0 0	
	R1H//-	1 0 0 0 1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1	
_		0 0 0 1 0		dsp:16[SB]	0 1 0 1 0	
An		0 0 0 1 1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1	
	[A0]	0 0 0 0 0		dsp:24[A0]	0 1 1 0 0	
[An]	[A1]	0 0 0 0 1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1	1
	dsp:8[A0]	0 0 1 0 0	abs16	abs16	0 1 1 1 1	1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24	abs24	0 1 1 1 0	1

de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:8[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:16[SB/FB]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:24[An]	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4
abs16	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs24	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4

## EXTZ

(1) EXTZ	src,de	est			
<b>b7 b0 b7</b> 0000 0001 1	s4 s3 s2 d4 d3	<b>b0 b7</b> d2 0 d1 d0 s1	<b>b0</b> s0 1 0 1 1	src code dsp8 dsp16/abs16 dsp24/abs	dsp8 dsp16/abs16
	src	s4 s3 s2 s1 s0	src	:	s4 s3 s2 s1s0
	R0L//	1 0 0 1 0		dsp:8[SB]	0 0 1 1 0
	R1L//	1 0 0 1 1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1
Rn	R0H//-	1 0 0 0 0		dsp:16[A0]	0 1 0 0 0
	R1H//-	1 0 0 0 1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1
		0 0 0 1 0		dsp:16[SB]	0 1 0 1 0
An		0 0 0 1 1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1
	[A0]	0 0 0 0 0		dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0 0 0 0 1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0	abs16	abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24	abs24	0 1 1 1 0

de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:8[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:16[SB/FB]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:24[An]	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4
abs16	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs24	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4

# FCLR

(	(1)	FC	LF	2		de	est							
	b7							b0	b7					b0
	1	1	0	1	0	0	1	1	1	1	1	0	1	DEST

dest	DEST
С	000
D	001
Z S	010
S	0 1 1
В	100
0	101
I	1 1 0
U	1 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1

### FREIT

### (1) FREIT

b7							b0
1	0	0	1	1	1	1	1

### [Number of Bytes/Number of Cycles]

Bytes/Cycles 1/3

### **FSET**

(1) FSET dest b7 b0 b7 b0 1 1 0 1 0 0 0 1 1 1 1 0 1 DEST

dest	DEST
С	000
D	001
Z S	010
	0 1 1
В	100
0	101
Ι	1 1 0
U	1 1 1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1

# INC

(1) IN	IC.siz	e dest													
*1 Wh	1 0 1 0 d4 d3 d2 SIZE d1 d0 0 0 1 1								dest code dsp8 dsp16/abs16 dsp24/abs24						
.size	SIZE	C	lest	d4	d3	d2	d1	d0	des	t	d4	d3	d2 (	d1 (	0t
.В	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
*2. When dest is indirectly addressed, the number of bytes and evelos in the table are increased by 1 and 2 respectively.										

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## INDEXB

### (1) INDEXB.size

b7						b0	b7							b0
1 0	0	0	s4	s3	s2	0	s1	s0	0	SIZE	0	0	1	1

src

src code
dsp8
dsp16/abs16
dsp24/abs24

.size	SIZE	[		src						s2	s1 s	s0		SIC			s4 :	s3 s2	2 s1	s0
.B	0					R0L/R0/		1	0	0	1	0			dsp:	8[SB]	0	01	1	0
.W	1		_			R1L/R1/		1	0	0	1	1	dsp:8	SB/FB]	dsp:	8[FB]	0	01	1	1
			Rn			R0H/R2/-		1	0	0	0	0			dsp:	16[A0]	0	1 0	0	0
						R1H/R3/-		1	0	0	0	1	dsp:16	6[An]	dsp:	16[A1]	0	1 0	0	1
						A0		0	0	0	1	0			dsp:	16[SB]	0	1 0	1	0
			An			A1		0	0	0	1	1	dsp:16	6[SB/FB]	dsp:	16[FB]	0	1 0	1	1
						[A0]		0	0	0	0	0			dsp:	24[A0]	0	1 1	0	0
			[An]			[A1]		0	0	0	0	1	dsp:24	4[An]	dsp:	24[A1]	0	1 1	0	1
						dsp:8[A0]		0	0	1	0	0	abs16		abs′	16	0	1 1	1	1
			dsp:8	[An]		dsp:8[A1]		0	0	1	0	1	abs24		absź	24	0	1 1	1	0
[Numl	ber of E	3y	tes/Nı	ımbe	r of C	ycles]														
src			Rn	An	[An]	dsp:8[An]	dsp:	8[S	SB/F	-B]	d	sp:1	l6[An]	dsp:16[SB	/FB]	dsp:24[An]	abs	16	ab	s24
Bytes	s/Cycles	s	2/2	2/2	2/4	3/4	3/4		4/4		/4	4/4		5/4	4/	4	5	/4		

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 2.

## INDEXBD

### (1) INDEXBD.size src

b7							b0	b7							b0	src code
1	0	1	0	s4	s3	s2	0	s1	s0	0	SIZE	0	0	1	1	dsp8 dsp16/abs16
																dsp24/abs24

.size	SIZE		src	S4	4 s3	3 s2	s1	s0	src			s3 s:	2 s1	s0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0 1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0 1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1 (	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1 (	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1 0	) 1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1 0	) 1	1
		FA 3	[A0]	0	0	0	0	0		dsp:24[A0]	0	1 1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1 1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1 1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1 1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
*1. When (W) is specified for the size specifier(size) the number of cycles in the table is increased by 1										

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.

## INDEXBS

(1)	INDEXBS.size	src
-----	--------------	-----

b7						b0	b7							b0
1 1	0	0	s4	s3	s2	0	s1	s0	0	<b>SIZE</b>	0	0	1	1

src code
dsp8
dsp16/abs16
dsp24/abs24

.size	SIZE	]	SI	r <b>C</b>	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			An A [An] [/ [An] d	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
				A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
				[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
				dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.

## INDEXL

(1) INDEXL.	.size s	src												
<b>b7</b>	b0 b7 s4 s3 s2 0 s1	s0 1 size 0 0	1	b( 1	D			src code dsp8 dsp16/abs16 dsp24/abs24						
.size SIZE	S	rC	s4	s3	s2	s1	s0	src		s4	s3	s2	s1 :	s0
.B 0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1	Rn	R1L/R1/	1	0	0	1	1 dsp:8[SB/FB] c		dsp:8[FB]	0	0	1	1	1
		R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An [An]	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24			
Bytes/Cycles	2/4	2/4	2/6	3/6	3/6	4/6	4/6	5/6	4/6	5/6			
*1 When ( W) is	1 When (W) is specified for the size specifier(size) the number of cycles in the table is increased by 2												

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 2.

# INDEXLD

### (1) INDEXLD.size src

b7						b0	b7							b0	
1 0	1	1	s4	s3	s2	0	s1	s0	1	6IZE	0	0	1	1	d

src code	
dsp8	
dsp16/abs16	
dsp24/abs24	]

.size	SIZE		sr	C	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.B	0	ΙΓ		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		-	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
			Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			An A [An] [/ [An] d	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		ľ		A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
				[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		Γ		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		Ľ		dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4

 $^{*1}$  When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.

s4 s3 s2 s1 s0

0 0 1 1 0

0 0 1 1 1

## **INDEXLS**

(1) IN	IDEX	LS	S.size s	src							
b7			b0 b7			b	D		1.	src code	1
1 0	0 1	s	s4_s3_s2_0_s1_s	s0 0 SIZE 0 0	1	1				dsp8 dsp16/abs16 dsp24/abs24	_)
.size	SIZE		sr	C	s4	s3	s2	s1	s0	src	
.В	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]
.W	1		-	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]
			Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]

	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	An [An]	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		A1	0	0	0	1	1 1 dsp:16[SB/FB]		dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

0 0 0 s4 s3 s2 0 s1 s0 1

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24	
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4	
*1 \//hon ( \//) is	*1. When $(W)$ is specified for the size specifier (size) the number of cycles in the table is increased by 1										

b0

1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.

SIZE 0 0 1 1

## **INDEXW**

(1) INDEXW.size

b7

1

src b0 b7

src code	,
dsp8	
dsp16/abs16	
dsp24/abs24	

.size	SIZE		SI	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.В	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 2.

### **INDEXWD**

(1) INE	DEXV	VD.size	src												
b7	1 0	<b>b0 b7</b> s4 s3 s2 0 s1	s0 1 \$IZE 0 0	1	b( 1				src code dsp8 dsp16/abs16 dsp24/abs24						
.size	SIZE	s	src	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
• • •		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24	
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3	
*1. When (100) is encodied for the size encodies (size) the number of sucles in the table is increased by 1.											

\*1 When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.

# INDEXWS

### (1) INDEXWS.size src

b7	b0 b7	b0	src code
1 1 0 0	s4 s3 s2 0 s1 s0 1 SIZE	0 0 1 1	dsp8 dsp16/abs16
			dsp24/abs24

.size	SIZE		src	s4	s3 s	s2	s1	s0	src		s4 s	3 s2	s1	s0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0	) 1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	) 1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

 $^{*1}$  When (.W) is specified for the size specifier(.size) the number of cycles in the table is increased by 1.



[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/ 12

### **INTO** (1) INTO

b7							b0
1	0	1	1	1	1	1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 1/ 1

\*1 When O flag is 1, the number of cycles in the table is increased by 13.

### Jcnd

### (1) J*cnd* label

b7					
1	c3	c2	c1 I	1	0

labe code dsp8

dsp8 = address indicated by label - (start address of instruction +1)

b0

1 c0

Cnd	c3 c2 c1 c0			c0	Cnd	c3 c2 c1			c0
LTU/NC	0	0	0	0	GEU/C	1	0	0	0
LEU	0	0	0	1	GTU	1	0	0	1
NE/NZ	0	0	1	0	EQ/Z	1	0	1	0
PZ	0	0	1	1	N	1	0	1	1
NO	0	1	0	0	0	1	1	0	0
GT	0	1	0	1	LE	1	1	0	1
GE	0	1	1	0	LT	1	1	1	0

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1

\*1 When branched to label the number of cycles in the table is increased by 2.

### (1) JMP.S label

b7					b0
0 1	d2 d1	1	0	1	d0

label	d2 d1 d0	label	d2	2 d1	d0
PC + 2	0 0 0	PC + 6	1	0	0
PC + 3	0 0 1	PC + 7	1	0	1
PC + 4	0 1 0	PC + 8	1	1	0
PC + 5	0 1 1	PC + 9	1	1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 1/3

#### JMP (2) JMP.B label label code <u>b7</u> b0 dsp8 1 0 1 1 1 0 1,1

dsp8 = address indicated by label - (start address of instruction +1)

#### [Number of Bytes/Number of Cycles] 2/3

Bytes/Cycles

### JMP

#### (3) JMP.W label

<u>b7</u> b0 1 1 0 0 1 1 1 1 0

label code dsp16

dsp16 = address indicated by label - (start address of instruction +1)

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 3/3

JMP



#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 4/3

### **JMPI**

### (1) JMPI.W src

b7	b0 b7												b0		
1	1	0	0	s4	s3	s2	1	s1	s0	0	0	1	1	1	1

src code
dsp8
dsp16/abs16
dsp24/abs24

s	rc	S4	1 s3	s2	s1 s	s0	src		s4	s3	s2	s1	s0
	/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/7	2/7	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8

src code

dsp8 dsp16/abs16

### **JMPI**

#### (2) JMPI.A src

1 0 0 0 s4 s3 s2 0 s1 s0 0 0 0 0 0 1	57						b0	b7							b0
	1 0	0	0	s4	s3	s2	0	s1	s0	0	0	0	0	0	1

								dsp24/abs24	<b>_</b>				
S	rc	S2	4 s3	s2	s1 s	s0	src		s4	s3	s2	s1 :	s0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
_	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycle	2/5	2/5	2/7	3/7	3/7	4/7	4/7	5/7	4/7	5/7

### **JMPS**

<u>b7</u>

(1) JMPS #IMM8

b0 1 1 0 1 1 1 0 0

#IMM8

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/8

## JSR



### [Number of Bytes/Number of Cycles]

Bytes/Cycles	3/3
--------------	-----

(2) JSR.A	label	
b7	b0	label code
1 1 0 0	1,1,0,1	abs24

[Number of By	/tes/Numbe	r of Cycles ]
Bytes/Cycles	4/3	

**JSR**
# JSRI

## (1) JSRI.W src

b7							b0	b7							b0
1	1	0	0	s4	s3	s2	1	s1	s0	0	1 I	1	1	1	1

,	src code
I	dsp8
I	dsp16/abs16
۱	dsp24/abs24
۰.	

s	src	S2	4 s3	s2	s1 :	s0	src			s4 s3 s2 s1 s0			
	/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/7	2/7	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8

## **JSRI**

## (2) JSRI.A src

b7 b0 b7 b0										b0					
1	0	0	1	s4	s3	s2	0	s1	s0	0	.0	0	0	0	1
									1						

src code	
dsp8	۱
dsp16/abs16	I
dsp24/abs24	I

	src	s4 s3 s2 s1 s0	src	s4 s3 s2 s1 s0
	/R2R0	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0
	/R3R1	1 0 0 1 1	dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1
Rn	//-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0
	//-	1 0 0 0 1	dsp:16[An] dsp:16[A1]	0 1 0 0 1
_	A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1
	[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0	abs16 abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	0 1 1 1 0

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/5	2/5	2/7	3/7	3/7	4/7	4/7	5/7	4/7	5/7

# **JSRS**

(	1)	JS	RS	5	3	#IN	ЛM	8	
	b7							b0	
	1	1	0	1	1	1	0	1	#IMM8

[ Number of By	/tes/Numbe	r of Cycles ]
Bytes/Cycles	2/8	

LDC

#### (1) LDC #IMM16, dest

b7							b0	b7					b0
1	1	0	1	0	1	0	1	1	0	1	0	1	DEST

dest	DEST						
DCT0	0	0	0				
DCT1	0	0	1				
FLG	0	1	0				
SVF	0	1	1				
DRC0	1	0	0				
DRC1	1	0	1				
DMD0	1	1	0				
DMD1	1	1	1				

#### [Number of Bytes/Number of Cycles] 4/1

Bytes/Cycles

235

#IMM16

## LDC

(	2)	) LDC #IMM24, dest													
I	b7							b0	b7					b0	
	1	1	0	1	0	1	0	1	0	0	1	0	1	DEST	

#IMM24

dest	DEST						
INTB	0	0	0				
SP	0	0	1				
SB	0	1	0				
FB	0	1	1				
SVP	1	0	0				
VCT	1	0	1				
	1	1	0				
ISP	1	1	1				

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 5/2

## LDC

### (3) LDC #IMM24, dest

b7							b0	b7	b0				
1	1	0	1	0	1	0	1	0	1	1	0	1	DEST

#IMM24

dest		DES	т
	0	0	0
	0	0	1
DMA0	0	1	0
DMA1	0	1	1
DRA0	1	0	0
DRA1	1	0	1
DSA0	1	1	0
DSA1	1	1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 5/2

### (4) LDC src, dest

b7	b0	b7							b0	b7					<u>b</u> 0
0000	0001	1	1	0	1	s4	s3	s2	1	s1	s0	0	0	1	DEST

I	src code
I	dsp8
I	dsp16/abs16
۱	dsp24/abs24
•	

	src	s4	s3	s2	s1	s0	sr	src			
	/R0/	1	0	0	1	0		dsp:8[SB]	0 0 1 1 0		
_	/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1		
Rn	/R2/-	1	0	0	0	0		dsp:16[A0]	0 1 0 0 0		
	/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1		
	A0	0	0	0	1	0		dsp:16[SB]	0 1 0 1 0		
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1		
	[A0]	0	0	0	0	0		dsp:24[A0]	0 1 1 0 0		
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1		
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1 1 1 1		
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1 1 1 0		

dest	DEST
DCT0	000
DCT1	001
FLG	010
SVF	011
DRC0	100
DRC1	101
DMD0	110
DMD1	111

LDC

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cyclse	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

## (5) LDC src, dest

b7							b0	b7	b0			
1	1	0	1	s4	s3	s2	1	s1 s0	0	0	0	DEST

1	src code	
	dsp8	
	dsp16/abs16	
	dsp24/abs24	
•		

	src	s4	s3	s2	s1	s0	sr	s4 s3	s2	s1	s0	
	/R2R0	1	0	0	1	0		dsp:8[SB]	0 0	1	1	0
_	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1
•	A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0

dest	DEST
INTB	000
SP	001
SB	010
FB	011
SVP	100
VCT	101
	110
ISP	111

### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2	2/2	2/6	3/6	3/6	4/6	4/6	5/6	4/6	5/6

## LDC

dest

DMA1

DRA0

DRA1

DSA0

DSA1

----

---DMA0 DEST 000

001

010

011

100

101

110

111

## LDC

### (6) LDC src, dest

_b7	b0	b7							b0	b7					b0
0000	0001	1	1	0	1	s4	s3	s2	1	s1	s0	0	0	0	DEST

src code
dsp8
dsp16/abs16
dsp24/abs24

	src	s4	s3	s2	s1	s0	sr	C	s4 s3 s2 s1 s0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0 0 1 1 0
_	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1
Rn	/	1	0	0	0	0		dsp:16[A0]	0 1 0 0 0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1
	A0	0	0	0	1	0		dsp:16[SB]	0 1 0 1 0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1
	[A0]	0	0	0	0	0		dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cyclse	3/3	3/3	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6

# LDCTX

(1)	) LI	DC	CT	Χ				ab	s1	6,a	ıbs	:24						
b7								b0	b7							b0		
1	0	)	1	1	0	1	1	0	1	1	0	0	0	0	1 1	1	abs16	abs24

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles	7/10 + m
--------------	----------

\*1 m denotes the number of transfers performed.

m = (Number of R0,R1,R2,R3) + 2 x (Number of A0,A1,FB,SB)

# LDIPL

<b>(1</b> )	) L	D	IP	L	Ŧ	#IN	١M							
b7								b0	b7					b0
1		1	0	1	0	1	0	1	1	1	1	0	1	IMM3

#### [Number of Bytes/Number of Cycles]

#IMM,dest

Bytes/Cycles 2/2

## MAX

#### (1) MAX.size

b7 b0	b7	b0 b7	b0	dest code	
0000 0001	1 0 0 0 d4 d3	d2 SIZE d1 d0 1 1	1 1 1 1	dsp8       dsp16/abs16       dsp24/abs24	#IMM8 #IMM16

.size	SIZE		dest	d4	l d3	d2	d1	d0	dest	t	d4	d3	d2 (	d1	d0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[A	.n] dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/3	4/3	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5

\*1 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

## MAX

(2) MAX.siz	e src, d	est		
b7 b0 b7 0000 0001 1	s4_s3_s2_d4_d3	<b>b0 b7</b> d2 SIZE d1 d0 s1	b0 src code s0 1 1 0 1 dsp8 dsp16/abs16 dsp24/abs24	dest code dsp8 dsp16/abs16 dsp24/abs24
.size SIZE .B 0	src/	dest	4 s3 s2 s1 s0 src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0
.W 1		R0L/R0/	0 0 1 0 dsp:8[SB]	0 0 1 1 0
	Rn	R1L/R1/	0 0 1 1 dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1
		R0H/R2/-	0 0 0 0 dsp:16[A0]	0 1 0 0 0
		R1H/R3/-	0 0 0 1 dsp:16[An] dsp:16[A1]	01001
		A0	0 0 1 0 dsp:16[SB]	0 1 0 1 0
	An	A1	0 0 0 1 1 dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1
		[A0]	0 0 0 0 0 dsp:24[A0]	0 1 1 0 0
	[An]	[A1]	0 0 0 0 1 dsp:24[An] dsp:24[A1]	0 1 1 0 1
		dsp:8[A0]	0 1 0 0 abs16 abs16	0 1 1 1 1
	dsp:8[An]	dsp:8[A1]	0 1 0 1 abs24 abs24	0 1 1 1 0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
An	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
[An]	3/4	3/4	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5
dsp:8[An]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:8[SB/FB]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:16[An]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:16[SB/FB]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:24[An]	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5
abs16	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
abs24	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5

# MIN

(1) MIN.size	e #IMN	l,dest												
<b>b7 b0 b7</b> 0000 0001 1	0 0 0 04 d3	<b>b0 b7</b> 3 d2 SIZE d1 d0 1	, <sup>0</sup>	1	, 	1	1	b0         dest           1         dsp8           dsp16/abs10           dsp24/a	5	MM8 #IM	] M10	3		
.size SIZE	d	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2 (	d1 (	d0
.B 0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1	_	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
<u> </u>	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0
		<u> </u>							1					

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/3	4/3	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
*1 \//hon (\//) ic	cnocif	find fo	r tho c	izo coocifio	(cizo) the numb	or of bytoc in	the table is incre	bood by 1		

\*1 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

## MIN

(2) MIN.size	src, dest			
<b>b7 b0 b7</b> 0000 0001 1 s	<b>b0 b7</b> s4 s3 s2 d4 d3 d2 SIZE d1 d0 s1 s0 1	<b>b0</b>	src code dsp8 dsp16/abs16 dsp24/abs24	dest code dsp8 dsp16/abs16 dsp24/abs24

.size SIZE .B 0	src/e	dest	-	- s3 - d3				src/de	est			s2 d2		
.W 1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	<b>A</b> .n.	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	An	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
An	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
[An]	3/4	3/4	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5
dsp:8[An]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:8[SB/FB]	4/4	4/4	4/5	5/5	5/5	6/5	6/5	7/5	6/5	7/5
dsp:16[An]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:16[SB/FB]	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
dsp:24[An]	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5
abs16	5/4	5/4	5/5	6/5	6/5	7/5	7/5	8/5	7/5	8/5
abs24	6/4	6/4	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5

(1) M	OV.s	ize	:G #IMM,	dest												
	en des	Rn         R0L/R0/         1         0         0         1         0         0         1         dsp:8[SB]         dsp:8[SB]         dsp:8[FB]         dsp:8[														
.size	SIZE		de	st	d4	d3	d2	d1 (	d0	dest	t	d4 (	d3	d2	d1 (	d0
.В	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
			ln .	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		A	'n	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[/	An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		d	sp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.
\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

dest code

dsp16/abs16 dsp24/abs24

dsp8

#### (2) MOV.L:G

#### #IMM,dest

b7							~~								b0
1	0	1	1	d4	d3	d2	0	d1	d0	1	1	0	0	0	1

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	6/2	6/2	6/2	7/2	7/2	8/2	8/2	9/2	8/2	9/2

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## MOV

#IMM32

### (3) MOV.size:Q #IMM4, dest

I	b7								b0	b7					b0
	1	1		1	1	d4 (	d3	d2	SIZE	d1	d0	1	0	IMM4	

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	.size SIZE		#IMM	IMM4	#IMM	IMM4
.В	0		0	0000	-8	1000
.W	1		+1	0001	-7	1001
		-	+2	0010	-6	1010
			+3	0011	-5	1011
			+4	0100	-4	1100
			+5	0101	-3	1101
			+6	0110	-2	1110
			+7	0111	-1	1111

dsp8
dsp16/abs16
dsp24/abs24

1

dest code

	dest	d4	d3	d2	d1	d0	des	t	d4	0     0     1     1       0     1     0     0       0     1     0     0       0     1     0     0		d0	
	R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/1	3/1	3/1	4/1	4/1	5/1	4/1	5/1

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

#IMM16

#### (4) MOV.size:S #IMM, dest

b7							b0
0	0	d1	d0	0	1	0	SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE		dest		
.B	0	Rn	R0L/R0	0	0
.W	1		dsp:8[SB]	1	0
		dsp:8[SB/FB]	dsp:8[FB]	1	1
		abs16	abs16	0	1

dest code	
dsp8	#IMM8
abs16	#IMI

#### [Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

#IMM16 #IMM24

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

#### (5) MOV.size:S

#### #IMM,A0/A1

<u>b7</u>			_				b0
1	0	SIZE	1	1	1	0	d0

		ſ

.size	SIZE	A0/A1	d0
.W	0	A0	0
.L	1	A1	1

#### [Number of Bytes/Number of Cycles]

#IMM	An
#IMM16	3/1
#IMM24	4/2

### 245

## MOV

MOV

### (6) MOV.size:Z #0, dest

b7							b0
0	0	d1	d0	0	0	1	SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE	[	de	d1	d0	
.B	0		Rn	R0L/R0	0	0
.W	1			dsp:8[SB]	1	0
			dsp:8[SB/FB]	dsp:8[FB]	1	1
			abs16	abs16	0	1



#### [ Number of Bytes/Number of Cycles ]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/1	3/1

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

dest code

dsp24/abs24

0 1 1 0 0

1 1 0 1

0

0

0

1 1 1 1

0 1 1 1

dsp16/abs16

dsp8

dsp:24[A0]

dsp:24[A1]

abs16

abs24

#### (7) MOV.size:G src, dest

Rn

An

[An]

b7							b0	b7							b0	_
1	s4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	1	0	1	1	

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed

[A0]

[A1]

dsp:8[A0]

dsp:8[A1]

0

0

0 0 1 0 0

0 0

0 0 0 0

0 1

0

1

0 0

1

.size	SIZE
.В	0
.W	1

dest is indi	ectly addressed irectly addressed st are indirectly a		ess	ed									
src/c	lest	-			s1 d1		src/de	est			s2 d2		
	R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1

dsp:24[An]

abs16

abs24

src code

dsp24/abs24

dsp16/abs16

dsp8

#### [Number of Bytes/Number of Cycles]

dsp:8[An]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24		
Rn	2/1	2/1	2/1	3/1	3/1	4/1	4/1	5/1	4/1	5/1		
An	2/1	2/1	2/1	3/1	3/1	4/1	4/1	5/1	4/1	5/1		
[An]	2/3	2/3	2/3	3/2	3/2	4/2	4/2	5/2	4/2	5/2		
dsp:8[An]	3/3	3/3	3/3	4/2	4/2	5/2	5/2	6/2	5/2	6/2		
dsp:8[SB/FB]	3/3	3/3	3/3	4/2	4/2	5/2	5/2	6/2	5/2	6/2		
dsp:16[An]	4/3	4/3	4/3	5/2	5/2	6/2	6/2	7/2	6/2	7/2		
dsp:16[SB/FB]	4/3	4/3	4/3	5/2	5/2	6/2	6/2	7/2	6/2	7/2		
dsp:24[An]	5/3	5/3	5/3	6/2	6/2	7/2	7/2	8/2	7/2	8/2		
abs16	4/3	4/3	4/3	5/2	5/2	6/2	6/2	7/2	6/2	7/2		
abs24	5/3	5/3	5/3	6/2	6/2	7/2	7/2	8/2	7/2	8/2		

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3, respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

(8) MOV.L:G

src, dest

b7		b0 b7													b0		
1	s4	s3	s2	d4	d3	d2	1	d1	d0	s1	s0	0	0	1	1		
	_							<u> </u>						·	<u> </u>		

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed



src/	dest	s4 s d4 d					src/dest					s1 d1	
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/2	2/2	2/2	3/2	3/2	4/2	4/2	5/2	4/2	5/2
An	2/2	2/2	2/2	3/2	3/2	4/2	4/2	5/2	4/2	5/2
[An]	2/4	2/4	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4
dsp:8[An]	3/4	3/4	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[SB/FB]	3/4	3/4	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:16[An]	4/4	4/4	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[SB/FB]	4/4	4/4	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:24[An]	5/4	5/4	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs16	4/4	4/4	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
abs24	5/4	5/4	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

MOV

#### (9) MOV.size:S

#### src, R0L/R0

<u>b/</u>							00
0	0	s1	s0	1	0	0	SIZE
*4	A /I-			•	1	41	1-1

<sup>1</sup> When src is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE		sr	с	s1	s0
.B	0			dsp:8[SB]	1	0
.W	1	dsp:8[SB	8/⊢В]	dsp:8[FB]	1	1
		abs16		abs16	0	1



#### [Number of Bytes/Number of Cycles]

src	dsp:8[SB/FB]	abs16				
Bytes/Cycles	2/2	3/2				

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

#### (10) MOV.size:S

#### src, R1L/R1

 b7
 b0

 0
 1
 s1
 s0
 1
 1
 SIZE

\*1 When src is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE	sr	C	s1	s0
.В	0	Rn	R0L/R0	0	0
.W	1		dsp:8[SB]	1	0
<u> </u>		dsp:8[SB/FB]	dsp:8[FB]	1	1
		abs16	abs16	0	1

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16		
Bytes/Cycles	1/3	2/3	3/3		

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3, respectively.

## src code dsp8 abs16

#### 249

### (11) MOV.size:S

#### R0L/R0, dest

b7							b0
0	0	d1	d0	0	0	0	SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE	de	est	d1	d0
.B	0		dsp:8[SB]	1	0
.W	1	dsp:8[SB/FB]	dsp:8[FB]	1	1
		abs16	abs16	0	1



#### [Number of Bytes/Number of Cycles]

dest	dsp:8[SB/FB]	abs16			
Bytes/Cycles	2/1	3/1			

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

A0/A1

A0

A1

## **MOV** (12) MOV.L:S

#### src, A0/A1

**b7 b0** 0 1 s1 s0 1 0 0 d0

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

sr	s1	s0	
dsp:8[SB/FB]	dsp:8[SB]	1	0
	dsp:8[FB]	1	1
abs16	abs16	0	1

src code
dsp8
abs16

d0

0

1

[ Number of	Bytes/Number of	Cycles ]
-------------	-----------------	----------

src	dsp:8[SB/FB]	abs16			
Bytes/Cycles	2/3	3/3			

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

(13) MOV.si	ze:G d	lsp:8[SP], d	est	t										
b7	b0 b7			b	0	src code			dest co	de		١		
	d4 d3 d2 SIZE d1	d0_0_0_1_1	1	1				dsp8	dsp8 dsp16/abs16 dsp24/abs	] \$24				
.size SIZE	de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1 (	d0
.B 0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1	_	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	-	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0
	[An] dsp:8[An]	[A1] dsp:8[A0]	0	0	0	0	1		dsp:24[A1] abs16	0	1 1	1 1 1 1	0	

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/3	3/3	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

## MOV

### (14) MOV.size:G

### src, dsp:8[SP]

b7							b0	b7							b0
1	0	1	0	s4	s3	s2	SIZE	s1	s0	0	0	1	1	1	1

1	src code dsp8	
	dsp16/abs16	
	dsp24/abs24	

dest code dsp8

.size	SIZE		src	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/3	3/3	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

# MOVA

(1) MOVA	src, dest		
b7	b0 b7	b0	src code
1 1 0 1	s4 s3 s2 1 s1 s0 0 1	1 DEST	dsp8 dsp16/abs16 dsp24/abs24

dest	DEST	S	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1 :	s0
R2R0	000		dsp:8[A0]	0	0	1	0	0		dsp:16[SB]	0	1	0	1	0
R3R1	001	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
A0	010		dsp:8[SB]	0	0	1	1	0		dsp:24[A0]	0	1	1	0	0
A1	011	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:16[A0]	0	1	0	0	0	abs16	abs16	0	1	1	1	1
		dsp:16[An]	dsp:16[A1]	0	1	0	0	1	abs24	abs24	0	1	1	1	0

src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	4/2	4/2	5/2	4/2	5/2

# **MOV***Dir*

(1) I	NOV	Dir	I	R0L,	dest							
b7	b0	b7			b0	b7				b0	dest code	
0000	0001	1 0	1 o2	d4 d3	d2 0	d1	d0_01	00	1 1 1	03	dsp8 dsp16/abs16 dsp24/abs24	]

Dir	03	02	01	00
LL	0	1	0	0
HL	0	1	0	1
LH	0	1	1	0
нн	0	1	1	1

	dest	d4	1 d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	R0L//	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
_	R1L//	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An		0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
MOVHH,										
MOVLL	3/3	3/3	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5
MOVHL,										
MOVLH	3/6	3/6	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8

## **MOV***Dir*

(2) N	IOV	Diı	-	ę	src	:, F	ROL	-									
b7	b0	b7						b0	b7						b0	1	src code
0000	0001	1	0 1	02	s4	s3	s2	0	s1	s0 (	01 c	0	1 1	1	о3		dsp8 dsp16/abs16
																	dsp24/abs24

Dir	03	02	01	00
LL	0	0	0	0
HL	0	0	0	1
LH	0	0	1	0
нн	0	0	1	1

	src	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	R0L//	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L//	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An		0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
MOVHH,										
MOVLL	3/3	3/3	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5
MOVHL,										
MOVLH	3/6	3/6	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8

# **MOVX**

1) MOVX	#IMM,	dest			
	b0 b7 14 d3 d2 0 d1 g s indirectly address beginning.			dest code sp8sp16/abs16 dsp24/abs24	#IMM8
c	lest	d4 d3 d2 d1 d0	des	t	d4 d3 d2 d1 d0
	/R2R0	1 0 0 1 0		dsp:8[SB]	0 0 1 1 0
	/R3R1	1 0 0 1 1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1
Rn	//-	1 0 0 0 0		dsp:16[A0]	0 1 0 0 0
	//-	1 0 0 0 1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1
_	A0	0 0 0 1 0		dsp:16[SB]	0 1 0 1 0
An	A1	0 0 0 1 1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1
	[A0]	0 0 0 0 0		dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0 0 0 0 1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0	abs16	abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24	abs24	0 1 1 1 0

### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/2	4/2	4/2	5/2	5/2	6/2	5/2	6/2

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# MUL

### (1) MUL.size

### #IMM, dest

b7							b0	b7							b0
1	0	0	0	d4	d3	d2	\$IZE	d1	d0	0	1	1	1	1	1
		en d	est	is in	dire	ctly	ado	-					-		0100

dest code	
dsp8	۱
dsp16/abs16	I
dsp24/abs24	



added at the beginning.

.size	SIZE		d	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1 (	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	-	-	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	[A0] 0 0 0 0 0 0		dsp:16[FB]	0	1	0	1	1					
							dsp:24[A0]	0	1	1	0	0				
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3, respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

#### MUL (2) MUL.size src, dest

•	•								•							
I	b7							b0	b7							b0
	1	s4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	1	1	0	0

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed

.size	SIZE
.B	0
.w	1

src code	dest code
dsp8	dsp8
dsp16/abs16	dsp16/abs16
dsp24/abs24	dsp24/abs24
· — · ·	\/

ize	SIZE	srch	dest	s4	s3	s2	s1	s0	src/de	est	s4 :	s3 s2	2 s1	s0
В	0	510/0	Jest	d4	d3	d2	d1	d0	0.00		d4 (	d3 d2	2 d1	d0
W	1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0 1	1	0
		-		1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0 1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1 0	0	0
			R0H/R2/- 1 R1H/R3/- 1 A0 (		0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1 0	0	1
			A0 (		0	0	1	0		dsp:16[SB]	0	1 0	1	0
		An	A0 A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1 0	1	1
		<b>FA</b> 3	[A0]	0	0	0	0	0		dsp:24[A0]	0	1 1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1 1	0	1
			sp:8[An] dsp:8[A0] dsp:8[A1]	0	0	1	0	0	abs16	abs16	0	1 1	1	1
		dsp:8[An]		0	0	1	0	1	abs24	abs24	0	1 1	1	0

#### [Number of Bytes/Number of Cycles]

,										
dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/3	2/3	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
An	2/3	2/3	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
[An]	2/5	2/5	2/6	3/6	3/6	4/6	4/6	5/6	4/6	5/6
dsp:8[An]	3/5	3/5	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
dsp:8[SB/FB]	3/5	3/5	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
dsp:16[An]	4/5	4/5	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6
dsp:16[SB/FB]	4/5	4/5	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6
dsp:24[An]	5/5	5/5	5/6	6/6	6/6	7/6	7/6	8/6	7/6	8/6
abs16	4/5	4/5	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6
abs24	5/5	5/5	5/6	6/6	6/6	7/6	7/6	8/6	7/6	8/6

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

# MULEX

	<b>b0 b7</b> s4_s3_s2_1 s1_s	<b>b0</b> 0, 1, 1, 1, 1, 1, 0 1 the code has 00001001	src code dsp8 dsp16/abs16 dsp24/abs24	
	src	s4 s3 s2 s1 s0	src	s4 s3 s2 s1 s0
	/	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0
	/	1 0 0 1 1 dsp:8[SB/I	FB] dsp:8[FB]	0 0 1 1 1
Rn	//-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0
	/R3/-	1 0 0 0 1 dsp:16[An	] dsp:16[A1]	0 1 0 0 1
_	A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
An	A1	0 0 0 1 1 dsp:16[SB	B/FB] dsp:16[FB]	0 1 0 1 1
	[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0 0 0 0 1 dsp:24[An	dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0 abs16	abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1 abs24	abs24	0 1 1 1 0
[ Number of E	Bytes/Number of C	ycles ]		

#### dsp:8[SB/FB] dsp:16[An] dsp:16[SB/FB] dsp:24[An] abs16 src Rn [An] dsp:8[An] abs24 An Bytes/Cycles 2/8 2/8 2/10 3/10 3/10 4/10 4/10 5/10 4/10 5/10

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# MULU

#### (1) MULU.size

#### #IMM, dest

b	7							b0	b7							b0	_	1-
Γ	1	0	0	0	d4	d3	d2	SIZE	d1	d0	0	0	1	1	1	1		
*		Whe							lres	sed	the		de h	nas	000	010	01	
		add	ed a	at th	e be	əgin	ning	<b>j</b> .										1

dest code	
dsp8	
dsp16/abs16	
dsp24/abs24	

#IMM8 #IMM16

.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
			Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			r.a. 1	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
				dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	6/5	5/5	6/5

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3, respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

## MULU

### (2) MULU.size src, dest

b7							b0	b7							b0
1	s4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	0	1	0	0

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed

00001001 when dest is indirectly addressed

01001001 when src and dest are indirectly addressed



.size .B	SIZE 0	src/	dest	-		s2 d2			src/de	est	-	s3 d3			
.W	1		R0L/R0/	1	0	-	1	0		dsp:8[SB]	-	0	1	1	
			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R0H/R2/- R1H/R3/- A0	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1] [A1] dsp:8[A0]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				0	0	1	0	0	abs16	abs16	0	1	1	1	1
		asp:8[AN]		0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

T Number of By		anno e		<u></u>						
dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/3	2/3	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
An	2/3	2/3	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
[An]	2/5	2/5	2/6	3/6	3/6	4/6	4/6	5/6	4/6	5/6
dsp:8[An]	3/5	3/5	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
dsp:8[SB/FB]	3/5	3/5	3/6	4/6	4/6	5/6	5/6	6/6	5/6	6/6
dsp:16[An]	4/5	4/5	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6
dsp:16[SB/FB]	4/5	4/5	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6
dsp:24[An]	5/5	5/5	5/6	6/6	6/6	7/6	7/6	8/6	7/6	8/6
abs16	4/5	4/5	4/6	5/6	5/6	6/6	6/6	7/6	6/6	7/6
abs24	5/5	5/5	5/6	6/6	6/6	7/6	7/6	8/6	7/6	8/6

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

# NEG

NOP

(1) NEG.siz	e dest													
	b0 b7 d4 d3 d2 SIZE d1 s indirectly address beginning.		1 000	b( 1 1 001(				dest code dsp8 dsp16/abs16 dsp24/abs24						
.size SIZE	de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2 (	d1 (	d0
.B 0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1		R1L/R1/	1	0	0	1		dsp:8[FB]	0	0	1	1	1	
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	_	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0
[ Number of B	ytes/Number of	Cycles ]						•						

# dest Rn An [An] dsp:8[An] dsp:8[SB/FB] dsp:16[An] dsp:16[SB/FB] dsp:24[An] abs16 abs24 Bytes/Cycles 2/1 2/1 2/3 3/3 3/3 4/3 4/3 5/3 4/3 5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### (1) NOP

<u>b7</u>							b0
1	1	0	1	1	1	1	0

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 1/1

# NOT

(1)NC	DT .si	ze dest												
	en dest			1 0000	0 0 010				dest code dsp8 dsp16/abs16 dsp24/abs24					
.size	SIZE		dest	d4	l d3	d2	d1	d0	des	t	d4 d3	d2	d1	d0
.В	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0
			:							·				

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles         2/1         2/1         2/3         3/3         3/3         4/3         4/3         5/3         4/3         5/3	des	st	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
	Byt	tes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# OR

### (1) OR.size:G

#IMM, dest

b7 b0	b7 b0	dest_code	
1 0 0 0 d4 d3 d2 SIZE *1 When dest is indirectly add added at the beginning.	d1 d0 1 0 1 1 1 1 ressed the code has 00001001	dsp8 dsp16/abs16 dsp24/abs24	#IMM8 #IMM16

.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t	d4 d3	d2 (	d1 (	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0 1	0	1	0
			An –	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0 1	1	0	0
			Anl -	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

OR

### (2) OR.size:S

#### #IMM, dest

<u>b7</u>							<u>b0</u>
0	1	d1	d0	0	1	0	SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE		dest	d1	d0
.B	0	Rn	R0L/R0	0	0
.W	1		dsp:8[SB]	1	0
		dsp:8[SB/F	B] dsp:8[FB]	1	1
		abs16	abs16	0	1



#### [ Number of Bytes/Number of Cycles ]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## OR (3) OR.size:G

e:G src, dest

b7							b0	b7							b0
1 :	s4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	0	1	0	1

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed



.size	SIZE		src/dest	s4 s3 s2 s1 s0	src/dest	s4 s3 s2 s1 s0
.В	0		310/0631	d4 d3 d2 d1 d0		d4 d3 d2 d1 d0
.W	1		R0L/R0/	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0
			R1L/R1/	1 0 0 1 1	dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1
		Rn	R0H/R2/-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0
			R1H/R3/-	1 0 0 0 1	dsp:16[An] dsp:16[A1]	0 1 0 0 1
			A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
		An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1
			[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
		[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:24[A1]	0 1 1 0 1
			dsp:8[A0]	0 0 1 0 0	abs16 abs16	0 1 1 1 1
		dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
An	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:24[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
abs24	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

# POP

(1) PC	)P.siz	e dest											
		b0 b3 d4 d3 d2 \$IZE d1 s indirectly addres e beginning.		_1 000	<u>ы</u> 1 010				dest code dsp8 dsp16/abs16 dsp24/abs24				
.size	SIZE		lest	d4	d3	d2	d1	d0	des	t	d4 d3 d2	2 d1	d0
.В	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0 1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0 1 0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0 1 0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0 1 0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0 1 1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1 1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1 1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1 1	1	0
<b>F</b> Niuma k		Sytec/Number of	Cycles 1							1			

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/3	2/3	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# POPC

### (1) POPC dest

b7					b0	b7					b0
1 1	0 1	0	0	1	1	1	0	1	0	1	DEST

dest	Γ	DES	Г	dest	0	DES	Г
DCT0	0	0	0	DRC0	1	0	0
DCT1	0	0	1	DRC1	1	0	1
FLG	0	1	0	DMD0	1	1	0
SVF	0	1	1	DMD1	1	1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/3

## POPC

(2) POPC dest

b7							b0	b7					b0
1	1	0	1	0	0	1	1	0	0	1	0	1	DEST

dest	0	DES	Т	dest	0	DES	Т
INTB	0	0	0		1	0	0
SP	0	0	1		1	0	1
SB	0	1	0		1	1	0
FB	0	1	1	ISP	1	1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/4

## POPM

(1)	)PC	PI	Ν				de	st	
b7							b0	)	
1	0	0	0	1	1	1	0		DEST

	dest												
FB SB A1 A0 R3 R2 R1 R0													
			DE	ST <sup>*1</sup>			1						

\*1 The bit for a selected register is 1. The bit for a non-selected register is 0.

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1+m

\*2 m denotes the number of register to be restored.

m = (number of R0, R1,R2,R3)+ 2 x (number of A0,A1,FB,SB)

# PUSH

(	1)	Ρl	JSI	H.s	size	e			#IMM
	b7							b0	
	1	0	1	0	1	1	1	SIZE	

.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1

\*1 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

#IMM8 #IMM16

### (2) PUSH.size

#### src

b7							b0	b7							b0
1	1	0	0	s4	s3	s2	SIZE	s1	s0	0	0	1	1	.1	0
_		-		-	-	-			-	-	-	-	-	-	1001

added at the beginning.

.size	SIZE	S	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

src code

dsp24/abs24

dsp8 dsp16/abs16

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

#### 

(	3)	ΡL	JSI	H.L	-	#IN	١M	32								
	b7							b0	b7							b0
	1	0	1	1	0	1	1	0	0	1	0	1	0	0	1	1

#IMM32

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles	6/3
--------------	-----

## PUSH

### (4) PUSH.L

b7							b0	b7							b0
1	0	1	0	s4	s3	s2	0	s1	s0	0	0	0	0	0	1
*1	Whe	en s	rc is	ind	lirec	tly a	addr	ess	ed t	he c	code	e ha	s 00	000	1001
	add	ed a	at th	e be	egin	ning	<b>j</b> .								

src

src code	
dsp8	
dsp16/abs16	
dsp24/abs24	]

s	rc	s4	s3	s2	s1	s0	src		s4	s3	s2	s1	s0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	/	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	/	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5

\*2 When src is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# PUSHA

(1) PUSHA	src												
<b>b7</b>	b0 b7 s3 s2 0 s1 s	0	0	0	0	0	0 1	src code sp8 sp16/abs16 dsp24/abs24					
SI	rc	s4	s3	s2	s1	s0	src		s4	s3	3 s2	s1	s0
	/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An		0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
		0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]		0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/3	3/3	4/3	4/3	5/3	4/3	5/3

## PUSHC

### (1) PUSHC src

b7							b0	b7					b0
1	1	0	1	0	0	0	1	1	0	1	0	1	SRC

src		SRC	;	src		SRC	;
DCT0	0	0	0	DRC0	1	0	0
DCT1	0	0	1	DRC1	1	0	1
FLG	0	1	0	DMD0	1	1	0
SVF	0	1	1	DMD1	1	1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1

## PUSHC

(2) PUSHC src

b7							b0	b7					b0
1	1	0	1	0	0	0	1	0	0	1	0	1	SRC

src		SRC	;	src		SRC	;
INTB	0	0	0		1	0	0
SP	0	0	1		1	0	1
SB	0	1	0		1	1	0
FB	0	1	1	ISP	1	1	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/4

## PUSHM

(1)	) F	ינ	JSH	IM			:	src
b7								b0
1	I	0	0	0	1	1	1	1 

SRC

src									
R0	R1	R2	R3	A0	A1	SB	FB		
	SRC*1								

\*1 The bit for a selected register is 1. The bit for a non-selected register is 0.

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/m

\*2 m denotes the number of registers to be saved.

m = (number of R0,R1,R2,R3)+2x(number of A0,A1,FB,SB)

# REIT

## (1) REIT

b7							b	)
1	0	0	1	1	1	1	0	

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles	1/6
--------------	-----

**RMPA** 

### (1) RMPA.size

b7							b0	b7							b0
1	0	1	1	1	0	0	0	0	1	0	SIZE	0	0	1	1

.size	SIZE
.В	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/7+2m

\*1 m denotes the number of operations performed.
# ROLC

#### (1) ROLC.size dest

dest code	1
dsp8	
dsp16/abs16	
dsp24/abs24	1
	1

.size	SIZE		dest	d	4 d3	d2	d1	d0	dest			d3	d2 (	d1	d0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## RORC

#### (1) RORC.size dest

b7							b0	b7							b0	
1	. 0	1	0	d4	d3	d2	SIZE	d1	d0	.1	.0	1	1	.1	.0	
*1 When dest is indirectly addressed the code has 00001001																
	add	ed a	at th	e he	nin	nind	r									

dest code	
dsp8	
dsp16/abs16	
dsp24/abs24	

added at the beginning.

.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2 (	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			r	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

dest code

dsp24/abs24

IMM4 

# ROT

#### (1) ROT.size #IMM, dest

+3

+4

+5

+6

+7

b7				b0	b7						b0	I		est c	oc
1 1	1 0	d4 d3	d2	SIZE	d1 d	0	1	0		IMM4		ds	·	abs16	
	nen dest ded at th		-		esse	ed	the	coc	le ha	s 000	01001		<u> </u>	p24/a	
.size	SIZE		#IMN	N			IM	M4			dest		IM	M4	
.B	0	+1			0	)	0	0	0	-1		1	0	0	0
.W	1	+2			0	)	0	0	1	-2		1	0	0	1

-3

-4

-7

-5

-6

+8	0 1 1 1	3 1 1 1	1	
C	dest	d4 d3 d2 d1 d0	dest d4 d3 d2 d1 d	0b
	R0L/R0/	1 0 0 1 0		0
_	R1L/R1/	1 0 0 1 1 dsp:8[SB	/FB] dsp:8[FB] 0 0 1 1	1
Rn	R0H/R2/-	10000		0
	R1H/R3/-	1 0 0 0 1 dsp:16[Ai	n] dsp:16[A1] 0 1 0 0	1
	A0	0 0 1 0		0
An	A1	0 0 1 1 dsp:16[Sl	B/FB] dsp:16[FB] 0 1 0 1	1
	[A0]	0 0 0 0 0		0
[An]	[A1]	0 0 0 1 dsp:24[Ai	n] dsp:24[A1] 0 1 1 0	1
	dsp:8[A0]	0 0 1 0 0 abs16	abs16 0 1 1 1	1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1 abs24	abs24 0 1 1 1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/m	2/m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	5/2+m	4/2+m	5/2+m

\*2 m denotes the number of rotates performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### ROT (2) ROT.size

R1H, dest

		b0 b d4 d3 d2 SIZE d is indirectly addre ne beginning.		1 000	ы 1 1 )01(				dest code dsp8 dsp16/abs16 dsp24/abs24					
.size S	SIZE		dest	d4	d3	d2	d1	d0	des	t	d4 (	d3 c	l2 d1	1 d0
.В	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1 1	10
.W	1		R1L//	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1 1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1 (	0 0	0 0
			/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1 (	0 0	) 1
			A0	0	0	0	1	0		dsp:16[SB]	0	1 (	0 1	10
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1 (	0 1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1 0	0 0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1 C	) 1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1 1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1 1	10

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2+m	2/2+m	2/3+m	3/3+m	3/3+m	4/3+m	4/3+m	5/3+m	4/3+m	5/3+m

 $^{\ast}2\,$  m denotes the number of rotates performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# RTS

### (1) RTS

b7							b	)
1	1	0	1	1	1	1	1	

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/6
--------------	-----

## SBB

7/3

(1) SBB.size	;	<b>#</b>	MM,	dest								dest o	aho					
<b>b7 b0 b7</b> 0000 0001 1	0 0	1 d	4 d3	b0 b7 d2 SIZE d1 c	101	_ <sup>0</sup>	1	<i>1</i>	1			dsp8 dsp16/abs16 dsp24/al			/M8 #IMN	116		
.size SIZE			de	st		d4	d3	d2	d1	d0		des	t		d4 d	3 d2	2 d1	d0
.B 0				R0L/R0/		1	0	0	1	0			dsp:	8[SB]	0 0	) 1	1	0
.W 1	_			R1L/R1/		1	0	0	1	1	dsp:8[	SB/FB]	dsp:	8[FB]	0 0	) 1	1	1
	Rn			R0H/R2/-		1	0	0	0	0			dsp:	16[A0]	0 1	0	0	0
				R1H/R3/-		1	0	0	0	1	dsp:16	6[An]	dsp:	16[A1]	0 1	0	0	1
				A0		0	0	0	1	0			dsp:	16[SB]	0 1	0	1	0
	An			A1		0	0	0	1	1	dsp:16	6[SB/FB]	dsp:	16[FB]	0 1	0	1	1
				[A0]		0	0	0	0	0			dsp:	24[A0]	0 1	1	0	0
	[An]			[A1]		0	0	0	0	1	dsp:24	4[An]	dsp:	24[A1]	0 1	1	0	1
				dsp:8[A0]		0	0	1	0	0	abs16	i	abs	16	0 1	1	1	1
	dsp:8	An]		dsp:8[A1]		0	0	1	0	1	abs24		absź	24	0 1	1	1	0
[ Number of By	vtes/N	umbe	er of C	ycles ]														
dest	Rn	An	[An]	dsp:8[An]	dsp:	8[S	SB/F	FB]	ds	sp:1	6[An]	dsp:16[SB	/FB]	dsp:24[An]	abs1	6	ab	s24

	B	ytes/Cycles	4/1	4/1	4/3	5/3	5/3	6/3	6/3	7/3	6/3	
--	---	-------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	--

\*1 When (.W) is specified for the size specifier(.size), the number of bytes in the table is increased by 1.

### SBB

(2) SBB.siz	e src, d	est												
<b>b7 b0 b7</b> 0000 0001 1	s4_s3_s2_d4_d3	<b>b0 b7</b> d2 SIZE d1 d0 s1	1 s	0 0	) '	1		b0 0 dsp8 dsp16/abs16 dsp24/ab	dsp ds	o8 p16/a	st c bs16 24/a			]
.size SIZE .B 0	src/	dest		s3 d3				src/de	est				l s0 I d0	
.W 1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	0	
		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1 (	) (	0	
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1 (	) (	) 1	
		A0	0	0	0	1	0		dsp:16[SB]	0	1 (	) 1	0	
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1 (	) 1	1	
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1 '	IC	0	
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1 ′	IC	) 1	
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1 1	1	1	
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1 ′	1	0	

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
An	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:8[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:16[SB/FB]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:24[An]	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4
abs16	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs24	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4

## SBJNZ

(1) SBJNZ.size	#IMM, dest, la	abel	
b7	b0 b7	b0	dest
1 1 1 1 d4 d3	d2 SIZE d1 d0 0 1	IMM4	dsp8 dsp16/ab
			dsp2

 label code dsp8

dsp8 (label code) = address indicated by label - (start address of instruction +2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4				
0	0000	+8	1000				
-1	0001	+7	1001				
-2	0010	+6	1010				
-3	0011	+5	1011				
-4	0100	+4	1100				
-5	0101	+3	1 1 0 1				
-6	0110	+2	1110				
-7	0111	+1	1111				

de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4

\*1 When branched to label the number of cycles in the table is increased by 2.

### SCCnd

(1)	SC <i>Cnd</i>	
-----	---------------	--

dest

b7	b0 b7	b0
1 1 0 1	d4 d3 d2 1 d1 d0 1 1	CND

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

Cnd		CI	ND		Cnd		CN	ID	
LTU/NC	0	0	0	0	GEU/C	1	0	0	0
LEU	0	0	0	1	GTU	1	0	0	1
NE/NZ	0	0	1	0	EQ/Z	1	0	1	0
PZ	0	0	1	1	Ν	1	0	1	1
NO	0	1	0	0	0	1	1	0	0
GT	0	1	0	1	LE	1	1	0	1
GE	0	1	1	0	LT	1	1	1	0



de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	R0//	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1//	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R2//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R3//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	/A0/	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	/A1/	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/1	2/1	2/1	3/1	3/1	4/1	4/1	5/1	4/1	5/1

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

## SCMPU



.size	SIZE
.В	0
.W	1

#### [Number of Bytes/Number of Cycles]

Size specifier	Byt	es/Cycles	Remark
	Contents match and the instruction is terminated	Contents do not match and the instruction is terminated	
.В	2/6+3m	2/6+3m	The last 0 (null) is the 8 high-order bits
.W	2/6+1.5m	2/9+1.5m	of word
.W	2/8+1.5m	2/10+1.5m	The last 0(null) is the 8 low-order bits
			of word

dest code

dsp24/abs24

dsp8 dsp16/abs16

## SHA

#### (1) SHA.size

#IMM, dest

b7		b0 b7											b0			
1	1	1	1	d4	d3	d2	SIZE	d1	d0	0	0		IMM	4	1	
*1	*1. When doct is indirectly addressed the code has 0000100															

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE	#IMM		IM	M4		#IMM		IM	M4	
.B	0	+1	0	0	0	0	-1	1	0	0	0
.W	1	+2	0	0	0	1	-2	1	0	0	1
		+3	0	0	1	0	-3	1	0	1	0
		+4	0	0	1	1	-4	1	0	1	1
		+5	0	1	0	0	-5	1	1	0	0
		+6	0	1	0	1	-6	1	1	0	1
		+7	0	1	1	0	-7	1	1	1	0
		+8	0	1	1	1	-8	1	1	1	1

	dest	d4	l d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/m	2/m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	5/2+m	4/2+m	5/2+m

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### SHA

2) SHA.L	#IMM,	dest										
b7	b0 b7		<sup>b0</sup>	dest code	١.	#IMN						
1       0       1       0       0       0       0       1       dsp8         *1       When dest is indirectly addressed the code has 00001001 added at the beginning.       dsp16/abs16       dsp24/abs24       dsp24/abs24												
de	est	d4 d3 d2 d1 d0	des	t	d4 d3	8 d2	d1	d0				
	/R2R0	1 0 0 1 0		dsp:8[SB]	0 0	1	1	0				
_	/R3R1	1 0 0 1 1	dsp:8[SB/FB]	dsp:8[FB]	0 0	1	1	1				
Rn	/	1 0 0 0 0		dsp:16[A0]	0 1	0	0	0				
	/	1 0 0 0 1	dsp:16[An]	dsp:16[A1]	0 1	0	0	1				
	A0	0 0 0 1 0		dsp:16[SB]	0 1	0	1	0				
An	A1	0 0 0 1 1	dsp:16[SB/FB]	dsp:16[FB]	0 1	0	1	1				
	[A0]	0 0 0 0 0		dsp:24[A0]	0 1	1	0	0				
[An]	[A1]	0 0 0 0 1	dsp:24[An]	dsp:24[A1]	0 1	1	0	1				
	dsp:8[A0]	0 0 1 0 0	abs16	abs16	0 1	1	1	1				
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24	abs24	0 1	1	1	0				
Number of Byt	es/Number of C	vcles 1										

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24			
Bytes/Cycles	3/3+m	3/3+m	3/2+m	4/3+m	4/3+m	5/3+m	5/3+m	6/3+m	5/3+m	6/3+m			
*2 m denotes th	2 m denotes the number of shifts performed												

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

b0

### SHA

b7

### (3) SHA.size

R1H, dest b0 b7

1		0	1	1	d4	d3	d2	SIZE	d1	d0	1	1	1	1	1	0	
*1	*1 When dest is indirectly addressed the code has 00001001																
	added at the beginning.																

dest code	,
dsp8	
dsp16/abs16	
dsp24/abs24	

.size	SIZE				dest		d4	d3	d2	d1	d0					d4 d3 d2 d1 d0				
.B	0				R0L/	R0/	1	0	0	1	0		(	dsp:8	[SB]	0	0	1	1	0
.W	1		_		R1L/	/	1	0	0	1	1	dsp:8[SB	/FB]	dsp:8	[FB]	0	0	1	1	1
			Rn		R0H/	′R2/-	1	0	0	0	0		-	dsp:1	6[A0]	0	1	0	0	0
					/R3	3/-	1	0	0	0	1	dsp:16[A	nj	dsp:1	6[A1]	0	1	0	0	1
					A0		0	0	0	1	0		D (201	dsp:1	6[SB]	0	1	0	1	0
			An		A1		0	0	0	1	1	dsp:16[S	В/ЕВ]	dsp:1	6[FB]	0	1	0	1	1
		Ī			[A0]		0	0	0	0	0			dsp:2	4[A0]	0	1	1	0	0
			[An]		[A1]		0	0	0	0	1	dsp:24[A	nj	dsp:2	4[A1]	0	1	1	0	1
					dsp:8	3[A0]	0	0	1	0	0	abs16		abs16	6	0	1	1	1	1
			dsp:8[A	\n]	dsp:8	3[A1]	0	0	1	0	1	abs24		abs24	1	0	1	1	1	0
[ Num	ber of	Вy	rtes/Nu	mber o	f Cycles	5]														
dest			Rn	An	[An]	dsp:8[An]	ds	p:8[	SB/	ΈB	l c	lsp:16[An]	dsp:16[S	SB/FB]	dsp:24[An]	ab	s16	5   6	abs	24
Bytes	/Cycles	3	2/2+m	2/2+m	2/3+m	3/3+m		3/3	3+m	1		4/3+m	4/3+	-m	5/3+m	4/3	3+n	ו ו	5/3	+m

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### SHA

-	/																	
(4	I) SI	HA	.L				R1	ΙН,	d	es	t							
b7	7						b0	b7	,							b0	,	dest code
[1	1	Ē				d2			d0 I	Ĺ	1		-		0	1	ds ds	p8 sp16/abs16
- 1	*1 When dest is indirectly address added at the beginning.								sse	d th	ne o	cod	e h	as	000	01001		dsp24/abs24
				de	st					d4	d3	d2	d1	d0			dest	t
Γ						//	R2F	R0		1	0	0	1	0				dsp:8[SB]
	_					//				1	0	0	1	1	ds	sp:8[SB/FB		dsp:8[FB]
- 11	Rn										-	-	-	-				

	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/4+m	2/4+m	2/4+m	3/4+m	3/4+m	4/4+m	4/4+m	5/4+m	4/4+m	5/4+m

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

d4 d3 d2 d1 d0

# SHL

(	1) SI														
	b7			b0 b	7				b0	I		st c	ode		
	1 1	1 0	d4 d3 d2	SIZE d	1 d0	0	0	#I	MM4		sp8 sp16/	abs16	5		
		added at the beginning.													
	.size	SIZE	#IN	М		IM	M4		dest		IM	M4			
	.В	0	+1		0	0	0	0	-1	1	0	0	0		
	.W	1	+2		0	0	0	1	-2	1	0	0	1		
			+3		0	0	1	0	-3	1	0	1	0		
			+4		0	0	1	1	-4	1	0	1	1		
			+5		0	1	0	0	-5	1	1	0	0		
			+6		0	1	0	1	-6	1	1	0	1		
			+7		0	1	1	0	-7	1	1	1	0		
			+8		0	1	1	1	-8	1	1	1	1		

	dest	d4	l d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/m	2/m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	5/2+m	4/2+m	5/2+m

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

dest

### SHL (2) SH

HL.L	#IMM,

	<i>#</i> 11 <b>1</b> 11 <b>1</b> 1,	ucsi			
	<b>b0 b7</b> 4 d3 d2 0 d1 d indirectly address beginning.			dest code sp8 dsp16/abs16 dsp24/abs24	#IMM8
c	lest	d4 d3 d2 d1 d0	des	t	d4 d3 d2 d1 d0
	/R2R0	1 0 0 1 0		dsp:8[SB]	0 0 1 1 0
	/R3R1	1 0 0 1 1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1 1
Rn	//-	1 0 0 0 0		dsp:16[A0]	0 1 0 0 0
	//-	1 0 0 0 1	dsp:16[An]	dsp:16[A1]	0 1 0 0 1
	A0	0 0 0 1 0		dsp:16[SB]	0 1 0 1 0
An	A1	0 0 0 1 1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1 1
	[A0]	0 0 0 0 0		dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0 0 0 0 1	dsp:24[An]	dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0	abs16	abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24	abs24	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24	
Bytes/Cycles	3/3+m	3/3+m	3/3+m	4/3+m	4/3+m	5/3+m	5/3+m	6/3+m	5/3+m	6/3+m	
*2 m denotes t	2 m denotes the number of shifts performed										

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### SHL

#### (3) SHL.size R1H, dest

b7														b0
1	0 1 0 d4 d3 d2 §IZE d1 d0 1 1 1 1 1										1	0		
*1 \	When dest is indirectly addressed the code has 00001001													

dest code	1
dsp8	
dsp16/abs16	
dsp24/abs24	

added at the beginning.

.size	SIZE		dest		d4	d3	d2	d1	d0	dest	t	d4	d3	d2 (	d1 (	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		-	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/2+m	2/2+m	3/3+m	3/3+m	3/3+m	4/3+m	4/3+m	5/3+m	4/3+m	5/3+m

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

SHL

SIN

#### (4) SHL.L R1H, dest dest code b0 b7 b7 b0 dsp8 d1 d0 0 0 0 d4 d3 d2 0 0 0 0 0 1 1 1 dsp16/abs16 When dest is indirectly addressed the code has 00001001 \*1 dsp24/abs24 added at the beginning. d4 d3 d2 d1 d0 d4 d3 d2 d1 d0 dest dest 0 0 1 1 0 ---/R2R0 0 0 1 0 dsp:8[SB] 1 dsp:8[SB/FB] ---/---0 0 1 1 dsp:8[FB] 0 0 1 1 1 1 Rn ---/---/dsp:16[A0] 1 0 0 0 1 0 0 0 0 0 dsp:16[An] ---/---/-1 0 0 0 1 dsp:16[A1] 0 1 0 0 1 A0 0 0 0 1 0 dsp:16[SB] 0 1 0 1 0 An dsp:16[SB/FB] A1 0 0 1 1 dsp:16[FB] 0 1 0 1 1 0 [A0] 0 0 0 dsp:24[A0] 0 1 1 0 0 0 0 [An] dsp:24[An] [A1] 0 0 0 0 1 dsp:24[A1] 0 1 1 0 1 1 dsp:8[A0] 0 0 1 0 0 abs16 abs16 0 1 1 1 dsp:8[An] dsp:8[A1] 0 0 1 1 abs24 abs24 0 1 1 1 0 0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/4+m	2/4+m	2/4+m	3/4+m	3/4+m	4/4+m	4/4+m	5/4+m	4/4+m	5/4+m

\*2 m denotes the number of shifts performed.

\*3 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

#### (1) SIN.size

b7							b0	b7							b0
1	0	1	1	0	0	1	0	1	0	0	SIZE	0	0	1	1

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles ]

Bytes/Cycles 2/1+2m

## SMOVB

(1) SMOVB.size

b7	b0 b7	b0
1 0 1 1	0 1 1 0 1 0 0 SIZE 0 0	1 1

.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1+2m

\*1 m denotes the number of transfers performed.

## SMOVF

#### (1) SMOVF.size

b7							b0	b7							b0
1	0	1	1	0	0	0	0	1	0	0	SIZE	0	0	1	1

.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1+2m

## SMOVU

## (1) SMOVU.size



.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1+2m

\*1 m denotes the number of transfers performed.

### SOUT

### (1) SOUT.size

1 0 1 1 0 1 0 0 1 0 0 SIZE 0 0 1 1	b	7							b0	b7							b0
		1	0	1	1	0	1	0	0	1	0	0	SIZE	0	0	1	1

.size	SIZE
.В	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/1+2m

code

## **SSTR**

### (1) SSTR.size

b7							b0	b7							b0
1	0	1	1	1	0	0	0	0	0	0	SIZE	0	0	1	1

.size	SIZE
.B	0
.W	1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2+m

\*1 m denotes the number of transfers performed.

## **STC**

(1) STC src, dest

b7	b0	b7							b0	b7					b0	dest code
0000 00	001	1	1	0	1	d4	d3	d2	1	d1	d0	0	1	0	SRC	dsp8 dsp16/abs16 dsp24/abs24

src	SRC		dest	d4	4 d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
-	000		/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
-	001		/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
DMA0	010	Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
DMA1	011		//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
DRA0	100		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
DRA1	101	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
DSA0	110		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
DSA1	111	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/3	3/3	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

#### (2) STC src, dest

b7 b0	b7			b0	b7					b0	dest code
0000 0001	1 1	0 1	d4 d3	d2 1	d1	d0	0	1	1	SRC	dsp8 dsp16/abs16
·											dsp16/abs16 dsp24/abs24

src	SRC	de	est	d4	d3	d2	d1	d0	dest	t	d4	d3	d2	d1	d0
DCT0	000		/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
DCT1	001		/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
FLG	010	Rn	/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
SVF	011		/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
DRC0	100		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
DRC1	101	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
DMD0	110		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
DMD1	111	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/2	4/2	4/2	5/2	5/2	6/2	5/2	6/2

### (3) STC src, dest

b7							b0	b7					b0
1	1	0	1	d4	d3	d2	1	d1	d0	0	1	0	SRC

dest code	•
dsp8	۱
dsp16/abs16	
dsp24/abs24	I

src	SRC		dest	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
INTB	000		/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
SP	001		/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
SB	010	Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
FB	011		//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
SVP	100		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
VCT	101	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
-	110		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
ISP	111	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	2/3	2/3	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3

### STC

STC

## STCTX

#### (1) STCTX abs16, abs24



#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 7/10+2m

\*1 m denotes the number of transfers performed.

### STNZ

. -

#### (1) STNZ.size

#IMM, dest

1							DU	D/							DU
1	0	0	1	d4	d3	d2	\$IZE	d1	d0	0	1	1	1	1	1
١	Whe	n d	est	is in	dire	ctly	add	Ires	sed	,the	e co	de l	nas	000	0100

 When dest is indirectly addressed, the code has 0000100<sup>-</sup> added at the beginning.

dest code	
dsp8	#IMM8
dsp16/abs16	#IMM16
dsp24/abs24	

.size	SIZE		dest	d4	d3	d2	d1	d0	dest	t	d4	d3	d2 (	d1	d0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

. .

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/2	4/2	4/2	5/2	5/2	6/2	5/2	6/2

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

#IMM8 #IMM16

## **STZ**

d4 d3 d2 d1 d0

0 0 1 1 0

ь7 1 0 *1 Wh	0 1 nen dest	d t is	<b>#IMM, dest</b> <b>b0 b7</b> <b>4</b> d3 d2 \$IZE d1 indirectly address beginning.	d0 0 0 1 1	1 	b( 1 				dest code dsp8 dsp16/abs16 dsp24/abs24	#IMN 
.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]
.W	1		_	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]
		.	Rn	R0H/R2/-	1	0	0	0	0		dsp <sup>.</sup> 16[A0]

W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			An	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
				dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/2	3/2	3/2	4/2	4/2	5/2	5/2	6/2	5/2	6/2

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When Z flag is 0,the number of cycles in the table is increased by 1.

\*4 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

# **STZX**

#### (1) STZX.size

#### #IMM1, #IMM2, dest

I	b7							b0	b7							b0	_				CC
	1	0	0	1	d4	d3	d2	SIZE	d1	d0	1	1	1	1	1	1			sp8 Isp16	] /abs	16
3							,		lres	sed	the	coc	le h	as (	000	0100	01			sp24	-
		add	eu a	ແທ	ebe	eqin	ninc	1.										· · · · · ·	-		

dest code		
dsp8	#IMM8-1	#IMM8-2
dsp16/abs16	#IMM16-1	#IMM16-2
dsp24/abs24		

added at the beginning.

.size	SIZE		de	est	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
.B	0			R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1			R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
-		•	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
				R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
				A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
			An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
				[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
			[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
				dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	4/3	4/3	4/3	5/3	5/3	6/3	6/3	7/3	6/3	7/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 2.

(1) SUB.siz	e:G #IMM, de	est			
b7	b0 b7	b0 <b> </b>	dest code		
	d4 d3 d2 SIZE d1 d0 1 1 s indirectly addressed the cod e beginning.		dsp8 dsp16/abs16 dsp24/abs24	#IMM8 #IMM16	
.size SIZE	dest	d4 d3 d2 d1 d0	dest	d	l4 d3 d2

.size	SIZE		dest	d4	d3	d2	d1	d0	dest	t	d4	d3	d2	d1	d0
.В	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

### **SUB**

(2)	SUB.L:G	
-----	---------	--

### #IMM, dest

b7							bC	) b7							b0	
1	0	0	1	d4	d3	d2	0	d1	d0	1	1	0	0	0	1	
*1	Whe	en d	est i	is in	dire	ectly	ad	dres	sed	,the	COO	de h	nas (	000	010	01

dest code	
dsp8	
dsp16/abs16	
dsp24/abs24	



added at the beginning.

de	st	d4	d3	d2	d1	d0	des	t	d4	d3	d2	d1	d0
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
Rn	//-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
	//-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	6/2	6/2	6/5	7/5	7/5	8/5	8/5	9/5	8/5	9/5

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

#### (3) SUB.size:S #IMM, dest

b7					b0
0 0	d1 d0	1	1	1	SIZE

\*1 When dest is indirectly addressed the code has 00001001 added at the beginning.

.size	SIZE	de	est	d1	d0
.В	0	Rn	R0L/R0	0	0
.W	1		dsp:8[SB]	1	0
		dsp:8[SB/FB]	dsp:8[FB]	1	1
		abs16	abs16	0	1



#### [Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

\*3 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

(4) SUB.size:G	src, dest
----------------	-----------

b	7							b0	b7							b0
Γ	1	s4	s3	s2	d4	d3	d2	\$IZE	d1	d0	s1	s0	1	0	1	0
L		<u> </u>	L										<u> </u>			

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed

00001001 when dest is indirectly addressed

01001001 when src and dest are indirectly addressed

.size	SIZE
.B	0
.W	1

src code	dest code
dsp8	dsp8
dsp16/abs16	dsp16/abs16
dsp24/abs24	dsp24/abs24
·	1

SIZE 0	src/o	src/dest				s1 d1		src/dest				s2 d2		
1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
		A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
	[4-1	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24		
Rn	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3		
An	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3		
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4		
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4		
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4		
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4		
dsp:16[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4		
dsp:24[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4		
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4		
abs24	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4		

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

### (5) SUB.L:G src, dest

b7							b0	b7							b0
1	s4	s3	s2	d4	d3	d2	1	d1	d0	s1	s0	0	0	0	0
ـــــــــــــــــــــــــــــــــــــ	Eor i	ا م			1		th			ina					

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed

01001001 when src and dest are indirectly addressed



src/o	dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0
	/R2R0	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0
	/R3R1	1 0 0 1 1	dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1
Rn	//-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0
	//-	1 0 0 0 1	dsp:16[An] dsp:16[A1]	0 1 0 0 1
	A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1
	[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:24[A1]	0 1 1 0 1
	dsp:8[A0]	0 0 1 0 0	abs16 abs16	0 1 1 1 1
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24		
Rn	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5		
An	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5		
[An]	2/5	2/5	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8		
dsp:8[An]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8		
dsp:8[SB/FB]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8		
dsp:16[An]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8		
dsp:16[SB/FB]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8		
dsp:24[An]	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8		
abs16	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8		
abs24	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8		

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

## SUBX

(1) SUBX	#IMM,	dest								
	<b>b0 b7</b> 4 d3 d2 0 d1 d indirectly address beginning.			dest code lsp8 dsp16/abs16 dsp24/abs24		#IMM8				
d	est	d4 d3 d2 d1 d0	des	st	d4	d3	d2	d1	d0	
	/R2R0	1 0 0 1 0		dsp:8[SB]	0	0	1	1	0	
	/R3R1	10011	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1	
Rn	//-	10000		dsp:16[A0]	0	1	0	0	0	
	//-	1 0 0 0 1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1	
	A0	0 0 0 1 0		dsp:16[SB]	0	1	0	1	0	
An	A1	0 0 0 1 1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1	
	[A0]	0 0 0 0 0		dsp:24[A0]	0	1	1	0	0	
[An]	[A1]	0 0 0 0 1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1	
	dsp:8[A0]	0 0 1 0 0	abs16	abs16	0	1	1	1	1	
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24	abs24	0	1	1	1	0	
[ Number of By	tes/Number of C	ycles ]								

# dest Rn An [An] dsp:8[An] dsp:8[SB/FB] dsp:16[An] dsp:24[An] abs16 abs24 Bytes/Cycles 3/2 3/2 3/5 4/5 4/5 5/5 5/5 6/5 5/5 6/5

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

### **SUBX**

(2) SUBX src, dest																	
	b7							b0	b7							b0	
	1	_s4	s3	s2	d4	d3	d2	0	d1	d0	s1	s0	0	0	0	0	

the beginning of code:

\*1 For indirect addressing, the following number is added at

01001001 when src and dest are indirectly addressed

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed



dest code	,
dsp8	
dsp16/abs16	
dsp24/abs24	

	src	s4 s3 s2 s1 s0	src	s4 s3 s2 s1s0			
Rn	R0L//	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0			
	R1L//	1 0 0 1 1	dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1			
	R0H//-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0			
	R1H//-	1 0 0 0 1	dsp:16[An] dsp:16[A1]	0 1 0 0 1			
_	A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0			
An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1			
	[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0			
[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:24[A1]	0 1 1 0 1			
	dsp:8[A0]	0 0 1 0 0	abs16 abs16	0 1 1 1 1			
dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	0 1 1 1 0			
				1			
	dest	d4 d3 d2 d1 d0	dest	d4 d3 d2 d1 d0			
				1			

de	dest				d1	d0	dest			d4 d3 d2 d1 d0				
	/R2R0	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0	
	/R3R1	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1	
Rn	/ <u>1 0 0 0 0</u>		dsp:16[A0]	0	1	0	0	0						
	//-	-//- 1 0 0 0 1 dsp:16	dsp:16[An]	dsp:16[A1]	0	1	0	0	1					
	A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0	
An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1	
	[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0	
[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1	
	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1	
dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0	

[Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
An	2/2	2/2	2/5	3/5	3/5	4/5	4/5	5/5	4/5	5/5
[An]	2/5	2/5	2/8	3/8	3/8	4/8	4/8	5/8	4/8	5/8
dsp:8[An]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:8[SB/FB]	3/5	3/5	3/8	4/8	4/8	5/8	5/8	6/8	5/8	6/8
dsp:16[An]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:16[SB/FB]	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
dsp:24[An]	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8
abs16	4/5	4/5	4/8	5/8	5/8	6/8	6/8	7/8	6/8	7/8
abs24	5/5	5/5	5/8	6/8	6/8	7/8	7/8	8/8	7/8	8/8

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

#IMM8

#IMM16

## TST

#### (1) TST.size:G #IMM, dest b0 b7 b7 b0 dsp8 SIZE d1 d0 1 d4 d3 d2 1 1 0 1 0 0 1 1 1 dsp16/abs16

								l	dsp24/abs24			
.size	SIZE		dest	d4	d3	d2	d1	d0	des	t	d4 d3 d2 d1 d	10
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0 0 1 1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0 0 1 1	1
		Rn	R0H/R2/-	1	0	0	0	0	dsp:16[An]	dsp:16[A0]	0 1 0 0	0
			R1H/R3/-	1	0	0	0	1		dsp:16[A1]	0 1 0 0	1
		_	A0	0	0	0	1	0		dsp:16[SB]	0 1 0 1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0 1 0 1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0 1 1 0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0 1 1 0	1
			dsp:8[A0]	0	0	1	0	0	abs16	abs16	0 1 1 1	1
		dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0 1 1 1	0

dest code

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
*1 \//hop ( \//) io	onooif	find fo	r tha a	izo opogifio	( aiza) tha numb	or of byton in	the table is incre	and by 1		

1 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

### **TST**

#### (2) TST.size:S #IMM, dest

b7							b0
0	0	d1	d0	1	1	0	SIZE

	dest	code
dsp8		
a	bs16	

#IMM8	
#IMM16	

.size	SIZE
.B	0
.W	1

de	dest						
Rn	R0L/R0	0	0				
	dsp:8[SB]	1	0				
dsp:8[SB/FB]	dsp:8[FB]	1	1				
abs16	abs16	0	1				

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

\*1 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

### TST

(3) TST.siz	e:G	src, dest											
<b>b7 b0 b7</b> 0000 0001 1	s4 s3 s2 d4 d	<b>b0 b7</b> 3 d2 SIZE d1 d0 s1	l_s0	1	0	) ( 		1 Src cc dsp8 dsp16/abs16 dsp24/at		p8 sp16/a	est o abs16 p24/a	3	
.sizeSIZE.B0	sr	c/dest	-	s3 d3				src/de	est	-			1 s0 1 d0
.W 1		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1 1	0
	D	R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	11	1
	Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1 (	0 0	0 (
		R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1 (	0 0	) 1
		A0	0	0	0	1	0		dsp:16[SB]	0	1 (	) 1	0
	An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1 (	) 1	1
		[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1 C	0 (
	[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1 .	1 0	) 1
		dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1 1	1
	dsp:8[An]	dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1 1	0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
An	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3
[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:8[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:16[SB/FB]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
dsp:24[An]	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4
abs16	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs24	6/3	6/3	6/4	7/4	7/4	8/4	8/4	9/4	8/4	9/4

## UND

### (1) UND <u>b7</u> <u>b0</u> 1, 1, 1, 1, 1, 1, 1, 1

#### [Number of Bytes/Number of Cycles]

Bytes/Cycles 1/13

### WAIT

### (1) WAIT

b7	b7 b0 b7												b0		
1	0	1	1	0	0	1	0	0	0	0	0	0	0	1	1

[ Number of By	/tes ]
Bytes	2

## XCHG

(1) XCHG.size src, dest														
b7       b0       b7       b0       dest code         1       1       0       1       dest       des <t td="">       des<t td=""></t></t>														
.size SIZE	]	de	est	d4 d	3 d2	d1	d0	de	est	d4	d3	d2	d1 (	d0
.B 0			R0L/R0/	1 0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W 1			R1L/R1/	1 0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		Rn	R0H/R2/-	1 0	0	0	0		dsp:16[A0]	0	1	0	0	0
Src	SRC		R1H/R3/-	1 0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
R0L/R0/	000		A0	0 0	0	1	0		dsp:16[SB]	0	1	0	1	0
R1L/R1/	001	An	A1	0 0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
R0H/R2/-	100		[A0]	0 0	0	0	0		dsp:24[A0]	0	1	1	0	0
R1H/R3/-	101	[An]	[A1]	0 0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
A0	0 1 0 dsp:8[A0]			0 0	1	0	0	abs16	abs16	0	1	1	1	1
A1	A1 0 1 1 dsp:8[An] dsp:8[A1]					0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4

\*2 When dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively.

# XOR

#### (1) XOR.size

#### #IMM, dest

b7							b0	b7							b0
1	0	0	1	d4	d3	d2	SIZE	d1	d0	0	0	1	1	1	0
*1	\//h			l Lici	ndir			dro		d th		do	hac	00	1010

\*1 When dest is indirectly addressed, the code has 00001001 added at the beginning.

dest code	•
dsp8	
dsp16/abs16	
dsp24/abs24	

#IMM8 #IMM16

.size	SIZE		dest	d	4 d:	3 d2	d1	d0	des	t	d4	l d3	d2	d1	d0
.B	0		R0L/R0/	1	0	0	1	0		dsp:8[SB]	0	0	1	1	0
.W	1		R1L/R1/	1	0	0	1	1	dsp:8[SB/FB]	dsp:8[FB]	0	0	1	1	1
		' Rn	R0H/R2/-	1	0	0	0	0		dsp:16[A0]	0	1	0	0	0
			R1H/R3/-	1	0	0	0	1	dsp:16[An]	dsp:16[A1]	0	1	0	0	1
			A0	0	0	0	1	0		dsp:16[SB]	0	1	0	1	0
		An	A1	0	0	0	1	1	dsp:16[SB/FB]	dsp:16[FB]	0	1	0	1	1
			[A0]	0	0	0	0	0		dsp:24[A0]	0	1	1	0	0
		[An]	[A1]	0	0	0	0	1	dsp:24[An]	dsp:24[A1]	0	1	1	0	1
		den 8[An]	dsp:8[A0]	0	0	1	0	0	abs16	abs16	0	1	1	1	1
			dsp:8[A1]	0	0	1	0	1	abs24	abs24	0	1	1	1	0

#### [Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Bytes/Cycles	3/1	3/1	3/3	4/3	4/3	5/3	5/3	6/3	5/3	6/3

\*2 When (.W) is specified for the size specifier(.size) the number of bytes in the table is increased by 1.

### XOR

(	2)	XC	)R.	SIZ	ze			src	;, C	les	t						
	b7							b0	b7							b0	
	1	s4	s3	s2	d4	d3	d2	SIZE	d1	d0	s1	s0	1	0	0	1	

\*1 For indirect addressing, the following number is added at the beginning of code:

01000001 when src is indirectly addressed 00001001 when dest is indirectly addressed 01001001 when src and dest are indirectly addressed



<b>.size</b> .B	SIZE 0	s	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0	src/dest	s4 s3 s2 s1 s0 d4 d3 d2 d1 d0
.W	1		R0L/R0/	1 0 0 1 0	dsp:8[SB]	0 0 1 1 0
			R1L/R1/	1 0 0 1 1	dsp:8[SB/FB] dsp:8[FB]	0 0 1 1 1
		Rn	R0H/R2/-	1 0 0 0 0	dsp:16[A0]	0 1 0 0 0
			R1H/R3/-	1 0 0 0 1	dsp:16[An] dsp:16[A1]	0 1 0 0 1
			A0	0 0 0 1 0	dsp:16[SB]	0 1 0 1 0
		An	A1	0 0 0 1 1	dsp:16[SB/FB] dsp:16[FB]	0 1 0 1 1
			[A0]	0 0 0 0 0	dsp:24[A0]	0 1 1 0 0
		[An]	[A1]	0 0 0 0 1	dsp:24[An] dsp:24[A1]	0 1 1 0 1
			dsp:8[A0]	0 0 1 0 0	abs16 abs16	0 1 1 1 1
		dsp:8[An]	dsp:8[A1]	0 0 1 0 1	abs24 abs24	0 1 1 1 0

#### [Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB/FB]	dsp:24[An]	abs16	abs24
Rn	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
An	2/1	2/1	2/3	3/3	3/3	4/3	4/3	5/3	4/3	5/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	5/4	4/4	5/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	6/4	5/4	6/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:16[SB/FB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
dsp:24[An]	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	7/4	6/4	7/4
abs24	5/3	5/3	5/4	6/4	6/4	7/4	7/4	8/4	7/4	8/4

\*2 When src or dest is indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 3 respectively. Also, when src and dest both are indirectly addressed, the number of bytes and cycles in the table are increased by 1 and 6, respectively.

### **Chapter 5**

### Interrupt

- 5.1 Outline of Interrupt
- 5.2 Interrupt Control
- 5.3 Interrupt Sequence
- 5.4 Return from Interrupt Routine
- 5.5 Interrupt Priority
- 5.6 Multiple Interrupts
- 5.7 Precautions for Interrupts
- 5.8 Exit from Stop Mode and Wait Mode

### 5.1 Outline of Interrupt

When an interrupt request is acknowledged, control branches to the interrupt routine that is set to an interrupt vector table. Each interrupt vector table must have had the start address of its corresponding interrupt routine set. For details about the interrupt vector table, refer to Section 1.10, "Vector Table."

### 5.1.1 Types of Interrupts

Figure 5.1.1 lists the types of interrupts. Table 5.1.1 and 5.1.2 list the source of interrupts (non-maskable) and the fixed vector tables.



Figure 5.1.1. Classification of interrupts

Interrupt source	Vector table addresses	Remarks		
	Address (L) to address (H)	romano		
Undefined instruction	FFFFDC16 to FFFFDF16	Interrupt generated by the UND instruction.		
Overflow	FFFFE016 to FFFFE316	Interrupt generated by the INTO instruction.		
BRK instruction	FFFFE416 to FFFFE716	Executed beginning from address indicated by		
		vector in variable vector table if content of address		
		FFFFE716 is FF16.		
Address match	FFFFE816 to FFFFEB16	Can be controlled by an interrupt enable bit.		
Watchdog timer	FFFFF016 to FFFFF316			
NMI	FFFFF816 to FFFFFB16	External interrupt generated by driving NMI pin low.		
Reset	FFFFFC16 to FFFFFF16			

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks				
BRK2 instruction	Interrupt vector table register exclusively for	This interrupt is used exclusively for debugger purposes.				
Single step	emulator 00002016 to 00002316					
Maskable interrupt	This type of interrupt can be controlled by using the I flag to enable (or					
	disable) an interrupt or by changing the interrupt priority level.					
Nonmaskable inte	rrupt: This type of interrupt <u>cannot</u> be controlled	This type of interrupt <u>cannot</u> be controlled by using the I flag to enable (or				

#### Table 5.1.2 Interrupt Exclusively for Emulator (Nonmaskable) and Vector Table

### 5.1.2 Software Interrupts

Software interrupts are generated by some instruction that generates an interrupt request when executed. Software interrupts are nonmaskable interrupts.

disable) an interrupt or by changing the interrupt priority level.

#### (1) Undefined-instruction interrupt

This interrupt occurs when the UND instruction is executed.

#### (2) Overflow interrupt

This interrupt occurs if the INTO instruction is executed when the O flag is 1.

The following lists the instructions that cause the O flag to change:

ABS, ADC, ADCF, ADD, ADDX, CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX

#### (3) BRK interrupt

This interrupt occurs when the BRK instruction is executed.

#### (4) BRK2 interrupt

This interrupt occurs when the BRK2 instruction is executed. This interrupt is used exclusively for debugger purposes. You normally do not need to use this interrupt.

#### (5) INT instruction interrupt

This interrupt occurs when the INT instruction is executed after specifying a software interrupt number from 0 to 63. Note that software interrupt numbers 0 to 43 are assigned to peripheral I/O interrupts. This means that by executing the INT instruction, you can execute the same interrupt routine as used in peripheral I/O interrupts.

The stack pointer used in INT instruction interrupt varies depending on the software interrupt number. For software interrupt numbers 0 to 31, the U flag is saved when an interrupt occurs and the U flag is cleared to 0 to choose the interrupt stack pointer (ISP) before executing the interrupt sequence. The previous U flag before the interrupt occurred is restored when control returns from the interrupt routine. For software interrupt numbers 32 to 63, such stack pointer switchover does not occur.

However, in peripheral I/O interrupts, the U flag is saved when an interrupt occurs and the U flag is cleared to 0 to choose ISP.

Therefore movement of U flag is different by peripheral I/O interrupt or INT instruction in software interrupt number 32 to 43.

#### 5.1.3 Hardware Interrupts

There are Two types in hardware Interrupts; special interrupts and Peripheral I/O interrupts.

#### (1) Special interrupts

Special interrupts are nonmaskable interrupts.

• Reset

A reset occurs when the  $\overline{\text{RESET}}$  pin is pulled low.

• NMI interrupt

This interrupt occurs when the  $\overline{\text{NMI}}$  pin is pulled low.

- Watchdog timer interrupt This interrupt is caused by the watchdog timer.
- Address-match interrupt

This interrupt occurs when the program's execution address matches the content of the address match register while the address match interrupt enable bit is set (= 1).

This interrupt does not occur if any address other than the start address of an instruction is set in the address match register.

Single-step interrupt

This interrupt is used exclusively for debugger purposes. You normally do not need to use this interrupt. A single-step interrupt occurs when the D flag is set (= 1); in this case, an interrupt is generated each time an instruction is executed.

#### (2) Peripheral I/O interrupts

These interrupts are generated by the peripheral functions built into the microcomputer system. The types of built-in peripheral functions vary with each M16C model, so do the types of interrupt causes. The interrupt vector table uses the same software interrupt numbers 0–43 that are used by the INT instruction. Peripheral I/O interrupts are maskable interrupts. For details about peripheral I/O interrupts, refer to the M16C User's Manual.

For peripheral I/O interrupts, the U flag is saved when an interrupt occurs and the U flag is cleared to 0 to choose the interrupt stack pointer (ISP) before executing the interrupt sequence. The previous U flag before the interrupt occurred is restored when control returns from the interrupt routine.

#### (3) High-speed interrupts

High-speed interrupts are interrupts in which the response is executed at high-speed. High-speed interrupt can be used as highest priority in peripheral I/O interrupts.

Execute a FREIT instruction to return from the high-speed interrupt routine.

For details about high-speed interrupt, refer to the M16C User's Manual.

### 5.2 Interrupt Control

The following explains how to enable/disable maskable interrupts and set acknowledge priority. The explanation here does not apply to non-maskable interrupts.

Maskable interrupts are enabled and disabled by using the interrupt enable flag (I flag), interrupt priority level select bit, and processor interrupt priority level (IPL). Whether there is any interrupt requested is indicated by the interrupt request bit. The interrupt request bit and interrupt priority level select bit are arranged in the interrupt control register provided for each specific interrupt. The interrupt enable flag (I flag) and processor interrupt priority level (IPL) are arranged in the flag register (FLG).

For details about the memory allocation and the configuration of interrupt control registers, refer to the M16C User's Manual.

#### 5.2.1 Interrupt Enable Flag (I Flag)

The interrupt enable flag (I flag) is used to disable/enable maskable interrupts. When this flag is set (= 1), all maskable interrupts are enabled; when the flag is cleared to 0, they are disabled. This flag is automatically cleared to 0 after a reset is cleared.

When the I flag is changed, the altered flag status is reflected in determining whether or not to accept an interrupt request at the following timing:

- If the flag is changed by an REIT or FREIT instruction, the changed status takes effect beginning with that REIT or FREIT instruction.
- If the flag is changed by an FCLR, FSET, POPC, or LDC instruction, the changed status takes effect beginning with the next instruction.



Figure 5.2.1 Timing at which changes of I flag are reflected in interrupt handling

#### 5.2.2 Interrupt Request Bit

This bit is set (= 1) when an interrupt request is generated. This bit remains set until the interrupt request is acknowledged. The bit is cleared to 0 when the interrupt request is acknowledged. This bit can be cleared to 0 (but cannot be set to 1) in software.
### 5.2.3 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Interrupt priority levels are set by the interrupt priority select bit in an interrupt control register. When an interrupt request is generated, the interrupt priority level of this interrupt is compared with the processor interrupt priority level (IPL). This interrupt is enabled only when its interrupt priority level is greater than the processor interrupt priority level (IPL). This means that you can disable any particular interrupt by setting its interrupt priority level to 0.

Table 5.2.1 shows how interrupt priority levels are set. Table 5.2.2 shows interrupt enable levels in relation to the processor interrupt priority level (IPL).

The following lists the conditions under which an interrupt request is acknowledged:

- Interrupt enable flag (I flag) = 1
- Interrupt request bit = 1
- Interrupt priority level > Processor interrupt priority level (IPL)

The interrupt enable flag (I flag), interrupt request bit, interrupt priority level select bit, and the processor interrupt priority level (IPL) all are independent of each other, so they do not affect any other bit.

Interrupt priority level select bit			Interrupt priority level	Priority order
b2 0	ь1 О	ь0 О	Level 0 (interrupt disabled)	
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	
1	1	1	Level 7	High

Table 5.2.1 Interrupt Priority Levels

Proces	sor ir	nterrupt	Enabled interrupt priority
priority	y leve	el (IPL)	levels
IPL <sub>2</sub> 0	IPL1 0	IPL <sub>0</sub> 0	Interrupt levels 1 and above are enabled.
0	0	1	Interrupt levels 2 and above are enabled.
0	1	0	Interrupt levels 3 and above are enabled.
0	1	1	Interrupt levels 4 and above are enabled.
1	0	0	Interrupt levels 5 and above are enabled.
1	0	1	Interrupt levels 6 and above are enabled.
1	1	0	Interrupt levels 7 and above are enabled.
1	1	1	All maskable interrupts are disabled.

#### Table 5.2.2 IPL and Interrupt Enable Levels

When the processor interrupt priority level (IPL) or the interrupt priority level of some interrupt is changed, the altered level is reflected in interrupt handling at the following timing:

- If the processor interrupt priority level (IPL) is changed by an REIT or FREIT instruction, the changed level takes effect beginning with the REIT or FREIT instruction.
- If the processor interrupt priority level (IPL) is changed by a POPC, LDC, or LDIPL instruction, the changed level takes effect beginning with the next instruction.
- If the interrupt priority level of a particular interrupt is changed by an instruction such as MOV, the changed level takes effect beginning with the instruction that is executed two clock or two clock periods after the last clock of the instruction used.

### 5.2.4 Rewrite the interrupt control register

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

### 5.3 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SCMPU, SIN, SMOVB, SMOVF, SMOVU, SSTR, SOUT or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 00000016 (address 00000216 when high-speed interrupt).
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (4) Saves the content of the temporary register (Note 1) within the CPU in the stack area. Saves in the flag save register (SVF) in high-speed interrupt.
- (5) Saves the content of the program counter (PC) in the stack area. Saves in the PC save register (SVP) in high-speed interrupt.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

### 5.3.1 Interrupt Response Time

The interrupt response time means a period of time from when an interrupt request is generated till when the first instruction of the interrupt routine is executed. This period consists of time (a) from when an interrupt request is generated to when the instruction then under way is completed and time (b) in which an interrupt sequence is executed. Figure 5.3.1 shows the interrupt response time.



Figure 5.3.1. Interrupt response time

Time (a) varies with each instruction being executed. The DIVX instruction requires a maximum time that consists of 29\* cycles.

Time (b) is shown in table 5.3.1.

\* It is when the divisor is immediate or register. When the divisor is memory, the following value is added.

<ul> <li>Normal addressing</li> </ul>	: 2 + X
<ul> <li>Index addressing</li> </ul>	: 3 + X
<ul> <li>Indirect addressing</li> </ul>	: 5 + X + 2Y
<ul> <li>Indirect index addressing</li> </ul>	: 5 + X + 2Y

X is number of wait of the divisor area. Y is number of wait of the indirect address stored area. When X and Y are in odd address or in 8 bits bus area, double the value of X and Y.

Interrupt	Interrupt vector address	16 bits data bus	8 bits data bus
Peripheral I/O	Even address	14 cycles	16 cycles
	Odd address*2	16 cycles	16 cycles
INT instruction	Even address	12 cycles	14 cycles
	Odd address <sup>*2</sup>	14 cycles	14 cycles
NMI	Even address*1	13 cycles	15 cycles
Watchdog timer			
Undefined instruction			
Address match			
Overflow	Even address*1	14 cycles	16 cycles
BRK instruction	Even address	17 cycles	19 cycles
(Variable vector table)	Odd address*2	19 cycles	19 cycles
Single step	Even address*1	19 cycles	21 cycles
BRK2 instruction			
BRK instruction			
(Fixed vector table)			
High-speed interrupt*3	Vector table is internal register	5 cy	cles

Table 5.3.1	Interrupt Sequence Execution Tim	ıe
-------------	----------------------------------	----

\*1 The vector table is fixed to even address.

\*2 Allocate interrupt vector addresses in even addresses as must as possible.

\*3 The high-speed interrupt is independent of these conditions.

### 5.3.2 Changes of IPL When Interrupt Request Acknowledged

When an interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set to the processor interrupt priority level (IPL).

If an interrupt request is acknowledged that does not have an interrupt priority level, the value shown in Table 5.3.2 is set to the IPL.

Table 5.3.2	Relationship between	Interrupts without	Interrupt Priority	Levels and IPL
-------------	----------------------	--------------------	--------------------	----------------

Interrupt sources without interrupt priority levels	Value that is set to IPL
Watchdog timer, NMI	7
Reset	0
Other	Not changed

### 5.3.3 Saving Registers

In an interrupt sequence, only the contents of the flag register (FLG) and program counter (PC) are saved to the stack area.

The order in which these contents are saved is as follows: First, the FLG register is saved to the stack area. Next, the 16 high-order bits and 16 low-order bits of the program counter expanded to 32-bit are saved. Figure 5.3.2 shows the stack status before an interrupt request is acknowledged and the stack status after an interrupt request is acknowledged.

In a high-speed interrupt sequence, the contents of the flag register (FLG) is saved to the flag save register (SVF) and program counter (PC) is saved to PC save register (SVP).

If there are any other registers you want to be saved, save them in software at the beginning of the interrupt routine. The PUSHM instruction allows you to save all registers except the stack pointer (SP) by a single instruction.



Figure 5.3.2 Stack status before and after an interrupt request is acknowledged

### 5.4 Return from Interrupt Routine

As you execute the REIT instruction at the end of the interrupt routine, the contents of the flag register (FLG) and program counter (PC) that have been saved to the stack area immediately preceding the interrupt sequence are automatically restored. In high-speed interrupt, as you execute the REIT instruction at the end of the interrupt routine, the contents of the flag register (FLG) and program counter (PC) that have been saved to the save registers immediately preceding the interrupt sequence are automatically restored.

Then control returns to the routine that was under execution before the interrupt request was acknowledged, and processing is resumed from where control left off.

If there are any registers you saved via software in the interrupt routine, be sure to restore them using an instruction (e.g., POPM instruction) before executing the REIT or FREIT instruction.

### 5.5 Interrupt Priority

If two or more interrupt requests are sampled active at the same time, whichever interrupt request is acknowledged that has the highest priority.

Maskable interrupts (Peripheral I/O interrupts) can be assigned any desired priority by setting the interrupt priority level select bit accordingly. If some maskable interrupts are assigned the same priority level, the interrupt that a request came to most in the first place is accepted at first, and then, the priority between these interrupts is resolved by the priority that is set in hardware<sup>\*1</sup>.

Certain nonmaskable interrupts such as a reset (reset is given the highest priority) and watchdog timer interrupt have their priority levels set in hardware. Figure 5.5.1 lists the hardware priority levels of these interrupts.

Software interrupts are not subjected to interrupt priority. They always cause control to branch to an interrupt routine whenever the relevant instruction is executed.

\*1 Hardware priority varies with each M16C model. Please refer to your M16C User's Manual.

### Reset > NMI > Watchdog > Peripheral I/O > Single step > Address match

Figure 5.5.1. Interrupt priority that is set in hardware

### 5.6 Multiple Interrupts

The following shows the internal bit states when control has branched to an interrupt routine:

- The interrupt enable flag (I flag) is cleared to 0 (interrupts disabled).
- The interrupt request bit for the acknowledged interrupt is cleared to 0.
- The processor interrupt priority level (IPL) equals the interrupt priority level of the acknowledged interrupt.

By setting the interrupt enable flag (I flag) (= 1) in the interrupt routine, you can reenable interrupts so that an interrupt request can be acknowledged that has higher priority than the processor interrupt priority level (IPL). Figure 5.6.1 shows how multiple interrupts are handled.

The interrupt requests that have not been acknowledged for their low interrupt priority level are kept pending. When the IPL is restored by an REIT and FREIT instruction and interrupt priority is resolved against it, the pending interrupt request is acknowledged if the following condition is met:

Interrupt priority level of pending interrupt request

>

Restored processor interrupt priority level (IPL)



Figure 5.6.1. Multiple interrupts

### **5.7 Precautions for Interrupts**

### (1) Reading addresses 00000016 and 00000216

• When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence from address 00000016. When high-speed interrupt is occurred, CPU read from address 00000216.

The interrupt request bit of the certain interrupt will then be set to "0".

However, reading addresses 00000016 and 00000216 by software does not set request bit to "0".

### (2) Setting the stack pointer

The value of the stack pointer immediately after reset is initialized to 00000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Any interrupt including the NMI interrupt is generated immediately after executing the first instruction after reset. Set an even number to the stack pointer. When an even number is set, execution efficiency is increased.

### (3) Rewrite the interrupt control register

• When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

### 5.8 Exit from Stop Mode and Wait Mode

When using an peripheral I/O interrupt to exit stop mode or wait mode, the relevant interrupt must have been enabled and set to a priority level above the level set by the interrupt priority set bits for exiting a stop/wait state. Set the interrupt priority set bits for exiting a stop/wait state to the same level as the processor interrupt level (IPL) of flag register (FLG).

RESET and NMI interrupt are independent of the interrupt priority set bits for exiting a stop/wait state, and stop/wait state is exited.

## **Chapter 6**

# **Calculation Number of Cycles**

6.1 Instruction queue buffer

### 6.1 Instruction queue buffer

The M16C/80 series have 8-stage (8-byte) instruction queue buffers. If the instruction queue buffer has a free space when the CPU can use the bus, instruction codes are taken into the instruction queue buffer. This is referred to as "prefetch". The CPU reads (fetches) these instruction codes from the instruction queue buffer as it executes a program.

Explanation about the number of cycles in Chapter 4 assumes that all the necessary instruction codes are placed in the instruction queue buffer, and that data is read or written to the memory connected via a 16-bit bus (including the internal memory) beginning with even addresses without software wait or  $\overline{RDY}$  or other wait states. In the following cases, more cycles may be needed than the number of cycles shown in this manual:

- When not all of the instruction codes needed by the CPU are placed in the instruction queue buffer... Instruction codes are read in until all of the instruction codes required for program execution are available. Furthermore, the number of read cycles increases in the following cases:
  - (1) The number of read cycles increases as many as the number of wait cycles incurred when reading instruction codes from an area in which software wait or RDY or other wait states exist.
  - (2) When reading instruction codes from memory chips connected to an 8-bit bus, more read cycles are required than for 16-bit bus.
- When reading or writing data to an area in which software wait or RDY or other wait states exist... The number of read or write cycles increases as many as the number of wait cycles incurred.
- When reading or writing 16-bit data to memory chips connected to an 8-bit bus... The memory is accessed twice to read or write one 16-bit data. Therefore, the number of read or write cycles increases by one for each 16-bit data read or written.
- When reading or writing 16-bit data to memory chips connected to a 16-bit bus beginning with an odd address...

The memory is accessed twice to read or write one 16-bit data. Therefore, the number of read or write cycles increases by one for each 16-bit data read or written.

Note that if prefetch and data access occur in the same timing, data access has priority. Also, if more than seven bytes of instruction codes exist in the instruction queue buffer, the CPU assumes there is no free space in the instruction queue buffer and, therefore, does not prefetch instruction code.

Figures 6.1.1 to 6.1.8 show examples of instruction queue buffer operation and CPU execution cycles.



Figure 6.1.1. When executing a register transfer instruction starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)

Instructions under execution	JMP TE	ST_11	MOV.W	$\square$	JMP T	EST_12		
Fetch code	7B		C9EB	7A				
Content at jump a prefetched at the s instruction queue		Fetch		Fetch	-	instruct	tion queu	e ready in t e buffer, so performed
	DE C9	C9 C9	(7A)	DE	C9	C9	C9	
Instruction queue buffer	DE	EB EB	DE	DE		EB	EB	
queue bullel	DE	7A 7A	DE	DE		BB	BB	
	DE	DE	DE	DE			FF	
	DE	DE	DE	DE			9E	
	DE			DE				
	DE							
	Jump address							
BCLK								
Address bus	-FFC02A	FFC02E		FFC034	FFC037	FFC038	FFC03A	_
Data bus (H)		){7A}{D	E){DE			BE	3)	<u>}-</u>
Data bus (L)		——(EB)——(D			}	{EE		<u>}-</u>
RD	PP	P P	P	P	P	Ρ	Р	-
WR								_
	P : Indicates a prefet	ch (reading from	n memory	into the	instructio	on queue	e buffer).	
	: Indicates the loca	tions of the inst	ruction qu	ieue buff	er that a	e cleare	d.	
FFC024 FFC025 FFC025 FFC026 FFC027 FFC028 FFC029 FFC02A FFC02B FFC02B FFC02C	Code Instruction TEST_10: 7B JMP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP	TEST_11						
FFC02D FFC02D FFC030 FFC031 FFC032 FFC033 FFC034 FFC035 FFC036 FFC037	TEST_11: C9EB MOV.W:G 7A JMP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP DE NOP TEST_12:	R0,R1 TEST_12						

Figure 6.1.2. When executing a register transfer instruction starting from an odd address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)



Figure 6.1.3. When executing an instruction to read from even addresses starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)



Figure 6.1.4. When executing an instruction to read from odd addresses starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)



Figure 6.1.5. When executing an instruction to transfer data between even addresses starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)



Figure 6.1.6. When executing an instruction to read from even addresses starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus with wait state)



Figure 6.1.7. When executing a read instruction for memory connected to 8-bit bus (Program area: 16-bit bus without wait state; Data area: 8-bit bus without wait state)

Instructions under execution	JMP TE	ST_11		MO	V.W			JMP	TEST_12	
Fetch code	7A		B9FB		0080		7A			
Content at jump is prefetched at same time the ir queue buffer is o	the Instruction	/1	Fetch	F	Tetch	/	Fetch	¥	is prefetc same tim	at jump address hed at the e the instruction iffer is cleared.
	DE B9	B9 B9	00 00	00		7A (7A)	DE	B9	B9	B9
Instruction queue buffer	DE DE	FB         FB           00         0	80 80 7A	80 7A DE	DE	DE DE DE	DE		FB	FB 00
	Jump address									
BCLK										
Address bus	-{FFC027	FFC02D	FFC02F FFC03	FFC031	08000 08	3001 FFC03	2 2 FFC033	FFC038	FFC039	FFC03A-
Data bus (H)			Col	ntent at ade	dress 8000	D16 Con	ent at add	lress 80	0116	
Data bus (L)	(DE)(B9)	(FB)(00)	80 7/	4){DE}	(AA)		E DE		9){FB	
RD	PP	P P	P P	P	DR	DR F	P	Р	P	Р
WR										
[	DR : Indicates a	prefetch (reading data read. e locations of the	· ·			,				
	FFC024 FFC025 DE FFC026 DE FFC027 DE FFC028 DE FFC029 DE FFC024 DE	Code Instr TEST_10: M JMI NO NO NO NO NO NO NO NO NO	P P P P P	Γ_11						
	FFC02B         DE           FFC02C         BS           FFC030         7A           FFC031         DE           FFC032         DE           FFC033         DE           FFC034         DE           FFC035         DE           FFC036         DE           FFC037         DE           FFC038         FFC038	TEST_11: DFB0080 MC NO NO NO NO NO NO NO NO NO NO	V.W:G 0800 P P P P P P P	00h,R1 T_12						

Figure 6.1.8. When executing a read instruction for memory connected to 8-bit bus (Program area: 8-bit bus without wait state; Data area: 8-bit bus without wait state)

### Q & A

Information in a Q&A form to be used to make the most of the M16C family is given below.

Usually, one question and the answer to it are given on one page; the upper section is for the question, and the lower section is for the answer (if a pair of question and answer extends over two or more pages, a page number is given at the lower-right corner).

Functions closely connected with the contents of a page are shown at its upper-right corner.

CPU

# Q How do I distinguish between the static base register (SB) and the frame base register (FB)?

Only positive displacement is allowed in SB Relative Addressing, while FB Relative Addressing can be with positive or negative displacement.

If you write a program in C, Mitsubishi C compiler uses FB as a stack frame base register. You can use SB and FB as intended in programming in the assembly language.

CPU

What is the difference between the user stack pointer (USP) and the interrupt stack pointer (ISP)?, What are their roles?

### Α

Q

You use USP when using the OS. When several tasks run, the OS secures stack areas to save registers of individual tasks. Also, stack areas have to be secured, task by task, to be used for handling interrupts that occur while tasks are being executed. If you use USP and ISP in such an instance, the stack for interrupts can be shared by these tasks; this allows you to efficiently use stack areas.

CPU

### What is the difference between the DIV instruction and the DIVX instruction?

### Α

Q

Either of the DIV instruction and the DIVX instruction is an instruction for signed division, the sign of the remainder is different.

The sign of the remainder left after the DIV instruction is the same as that of the dividend, on the contrary, the sign of the remainder of the DIVX instruction is the same as that of the divisor.

In general, the foll/owing relation among quotient, divisor, dividend, and remainder holds. dividend = divisor quotient + remainder

Since the sign of the remainder is different between these instructions, the quotient obtained either by dividing a positive integer by a negative integer or by dividing a negative integer by a positive integer using the DIV instruction is different from that obtained using the DIVX instruction.

For example, dividing 10 by -3 using the DIV instruction yields -3 and leaves +1, while doing the same using the DIVX instruction yields -4 and leaves -2.

Dividing -10 by +3 using the DIV instruction yields -3 and leaves -1, while doing the same using the DIVX instruction yields -4 and leaves +2.

#### Interrupt

Is it possible to change the value of the interrupt table register (INTB) while a program is being executed?

### Α

Q

Yes. But there can be a chance that the microcomputer runs away out of control if an interrupt request occurs in changing the value of INTB. So it is not recommended to frequently change the value of INTB while a program is being executed.

### Table of symbols

Symbols used in this software manual are explained below. They are good in this manual only.

Symbol	Meaning
<b>←</b>	Transposition from the right side to the left side
<b>←→</b>	Interchange between the right side and the left side
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical conjunction
v	Logical disjunction
А	Exclusive disjunction
	Logical negation
dsp24	24-bit displacement
dsp16	16-bit displacement
dsp8	8-bit displacement
EVA()	An effective address indicated by what is enclosed in ()
EXTS()	Sign extension indicated by what is enclosed in ()
EXTZ()	Zero extension indicated by what is enclosed in ()
(HH)	Higher-order byte of higher-order word of a register or memory (highest byte)
H4:	Four higher-order bits of an 8-bit register or 8-bit memory
(HL)	Lower-order byte of higher-order word of a register or memory
11	Absolute value
(LH)	Higher-order byte of lower-order word of a register or memory
(LL)	Lower-order byte of lower-order word of a register or memory (lowest byte)
L4:	Four lower-order bits of an 8-bit register or 8-bit memory
LSB	Least Significant Bit
M( )	Content of memory indicated by what is enclosed in ( )
MSB	Most Significant Bit
РСн	Higher-order byte of the program counter
РСмь	Middle-order byte and lower-order byte of the program counter
FLGн	Four higher-order bits of the flag register
FLGL	Eight lower-order bits of the flag register
[]	Indirect addressing

### Glossary

Technical terms used in this software manual are explained below. They are good in this manual only.

Term M	leaning	Related word
borrow	Tomove a digit to the next lower position.	carry
carry	Tomove a digit to the next higher position.	borrow
context	Registers that a program uses.	
decimal addition	An addition in terms of decimal system.	
displacement	The difference between the initial position and later position.	
effective address	An after-modification address to be actually used.	
LSB	Abbreviation for Least Significant Biit The bit occupying the lowest-order position of a data ite	MSB m.

Term	leaning	Related word
MSB	Abbreviation for Most Significant Bit The bit occupying the highest-order position of a data item.	
operand	A part of instruction code that indicates the object on which an operation is performed.	LSB
operation	A generic term for move, comparison, bit processing, shift, rotation, arithmetic, logic, and branch.	operation code
operation code	A part of instruction code that indicates what sort of operation the instruction performs.	
overflow	To exceed the maximum expressible value as a result of an operation.	operand
pack	To join data items. Used to mean to form two 4-bit data items into one 8- bit data item, to form two 8-bit data items into one 16- bit data item, etc.	
SFR area	Abbreviation for Special Function Area. An area in which control bits of peripheral circuits embodied in a microcomputer and control registers are located.	unpack

Term	Meaning	Related word
shift out	To move the content of a register either to the right or left until fully overflowed.	
sign bit	A bit that indicates either a positive or a negative (the highest-order bit).	
sign extension	To extend a data length in which the higher-order to be extended are made to have the same sign of the sign bit. For example, sign-extending FF16 results in FFFF16, and sign-extending 0F16 results in 000F16.	•
stack frame	An area for automatic variables the functions of the C language use.	
string	A sequence of characters.	
unpack	To restore combined items or packed information to the original form. Used to mean to separate 8-bit information into two parts — 4 lower-order bits and four higher-order bits, to separate 16-bit information into two parts — 8 lower-order bits and 8 higher-order bits, or the like.	pack
zero extension	To extend a data length by turning higher-order bits to 0's. For example, zero-extending FF16 to 16 bits results in 00FF16.	

### Index

#### А

A0 and A1 ••• 5 A1A0 ••• 5 Address register ••• 5 Address space ••• 3 Addressing mode ••• 22

#### В

B flag ••• 6 Byte (8-bit) data ••• 16

### С

C flag ••• 6 Carry flag ••• 6 Cycles ••• 139

#### D

D flag ••• 6 Data arrangement in memory ••• 17 Data arrangement in Register ••• 16 Data register ••• 4 Data type ••• 10 Debug flag ••• 6 Description example ••• 37 dest ••• 18

#### F

FB ••• 5 Fixed vector table ••• 19 Flag change ••• 37 Flag register ••• 5 FLG ••• 5 Frame base register ••• 5 Function ••• 37

### I

Interrupt table register ••• 5 I flag ••• 6 Instruction code ••• 139 Instruction Format ••• 18 Instruction format specifier ••• 35 INTB ••• 5 Integer ••• 10 Interrupt enable flag ••• 6 Interrupt stack pointer ••• 5 Interrupt vector table ••• 19 IPL ••• 7 ISP ••• 5

#### L

Long word (32-bit) data ••• 16

### М

Maskable interrupt ••• 248 Memory bit ••• 12 Mnemonic ••• 35, 38

#### Ν

Nibble (4-bit) data ••• 16 Nonmaskable interrupt ••• 248

### 0

O flag ••• 6 Operand ••• 35, 38 Operation ••• 37 Overflow flag ••• 6

PC ••• 5

### Ρ

Processor interrupt priority level ••• 7 Program counter ••• 5

#### R

R0, R1, R2, and R3 ••• 4 R0H, R1H ••• 4 R0L, R1L ••• 4 R2R0 ••• 4 R3R1 ••• 4 Register bank ••• 8 Register bank select flag ••• 6 Register bit ••• 12 Related instruction ••• 37 Reset ••• 9 Syntax ••• 35, 38

String ••• 15

#### U

U flag ••• 6 User stack pointer ••• 5 USP ••• 5

Static base register ••• 5

V

Variable vector table ••• 20

#### W

Word (16-bit) data ••• 16

#### Ζ

Z flag ••• 6 Zero flag ••• 6

#### S

S flag ••• 6 SB ••• 5 Selectable src / dest (label) ••• 37 Sign flag ••• 6 Size specifier ••• 35 Software interrupt number ••• 20 Special page number ••• 19 Special page vector table ••• 19 src ••• 18 Stack pointer ••• 5 Stack pointer select flag ••• 6

### **Revision History**

Version	Contents for change	Revision date	
REV.C	Chapter 5 addition • Page 20 line 20 (IPL)> (ISP) • Page 32 Absolute 000FFF16> 000FFF16 • Page 95 JMPS Operation FFFFE16> FFFE16 • Page 96 JSR Operation SP - 1> SP - 2 • Page 98 JMRS Operation FFFFFE16> FFFE16 • Page 133 SCMPU Operation temp> tmp	'99.1.26	
	• Page 276 SCCnd dest An >/A0/ >/A1/		
	<ul> <li>Page 4 line 2 <ul> <li>13 registers&gt; 28 registers</li> </ul> </li> <li>Page 89 INDEXType <ul> <li>[Description Example]</li> <li>INDEXB R0&gt; INDEXB.W R0</li> <li>INDEXLS [A0]&gt; INDEXLS.B [A0]</li> </ul> </li> <li>Page 138-143 SIN, SMOVB, SMOVF, SOUT, SSTR <ul> <li>[Operation]</li> <li>Delate 'Repeat' and 'Until'</li> </ul> </li> </ul>	'99.1.26	
	<ul> <li>Page 62- BRK, BRK2, ENTER, EXITD, INT, INTO, POPC, POPM, REIT, RTS, UN Note for PCH, FBH and M(SP) is added.</li> <li>Page 120 PUSH <ul> <li>*2 The 8 high-order bits are 0&gt; indeterminate</li> </ul> </li> <li>Page 133 SCMPU <ul> <li>When the size specifier (.size) is (.W)</li> <li>If M(A)=M(A1) then M(A0+1)-M(A1+1)&gt;</li> <li>If M(A)=M(A1) and M(A0)≠0 then M(A0+1)-M(A1+1)</li> </ul> </li> <li>Page 135 SHA <ul> <li>[Flag change ] O</li> <li>Page 173 (4) Table of cycles</li> <li>Page 268 PUSHM [ Byte number/ cycle number ]</li> <li>1/m&gt; 2/m</li> </ul> </li> </ul>	ND '99.3.12	
	• Page 5 (9) Save flag register 24 bits> 16 bits		
Revision history     M16C/80 Series       Software Manual			

Version		Contents for change	Revision date
REV.D	<ul> <li>Save PC register (SVI)</li> <li>Vector register (VCT)</li> <li>Page 69 CLIP [Function]</li> <li>Src1 and src2 are set</li> <li>Page 99 LDC [Function]</li> <li>*3 SP and ISP&gt; SP,</li> <li>Page 118 POPC [Operation</li> <li>*3&gt; addition</li> <li>Page 120 PUSH [Operation</li> <li>*2, the 8 high-order</li> <li>Page 120 PUSHC [Operation</li> <li>*3&gt; addition</li> <li>Page 120 PUSHC [Operation</li> <li>*3&gt; addition</li> <li>Page 149 SUB [Function] L When <i>src</i> is the address bits&gt; addition</li> <li>Page 193 BNTST [Number of dest&gt; src</li> <li>Page 196 BSET [Number of dest&gt; src</li> <li>Page 229 JMP dsp = address indicated [Number of Bytes/Numi]</li> <li>Page 231 JMPI [Number of Page 234 JSRI (1) and (2) [</li> <li>Page 231 JMPI (2) d4 d3 d2 d1 d0&gt; s4 st</li> </ul>	after Reset is Cleared (F) : indeterminate> addition P) : indeterminate> addition : indeterminate> addition "src1 <src2"> addition , ISP and INTB ] ] bits become indeterminate&gt; become 0 on] ine 10 s register, <i>src</i> is zero-extended to perform operation in 32 of Bytes/Number of Cycles] Bytes/Number of Cycles] dest&gt; src</src2">	99.10.25
	<ul> <li>Page 120 PUSH [Operation] <ul> <li>*2 When <i>src</i> is address register(A0, A1), the 8 high-order bits become indeterminate&gt; become 0.</li> </ul> </li> <li>Page 234 (2)JSRI.A <ul> <li>d4 d3 d2 d1 d0&gt; s4 s3 s2 s1 s0</li> </ul> </li> </ul>		
REV.D1	Page 303(2) Overflow interrupt     CMPX addition		00.03.02
R	evision history	M16C/80 Series Software Manual	

#### -Keep safety first in your circuit designs!-

 Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### -Notes regarding these materials-

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein.

### M16C/80 Series Software Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan