Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





32

M32R family

Software Manual MITSUBISHI 32-BIT SINGLE-CHIP MICROCOMPUTER

Renesas Electronics www.renesas.com

Revised publication, 1998.07

KEEP SAFETY FIRST IN YOUR CIRCUIT DESIGNS ! -

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable materials or (iii) prevention against any malfunction or mishap.

NOTES REGARDING THESE MATERIALS

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Table of contents

CHAPTER 1 CPU PROGRAMMING MODEL

1.1 CPU register	1-2
1.2 General-purpose registers	1-2
1.3 Control registers	1-3
1.3.1 Processor status word register: PSW (CR0)	1-4
1.3.2 Condition bit register: CBR (CR1)	1-5
1.3.3 Interrupt stack pointer: SPI (CR2)	
User stack pointer: SPU (CR3)	1-5
1.3.4 Backup PC: BPC (CR6)	
1.4 Accumulator	
1.5 Program counter	1-6
1.6 Data format	1-7
1.6.1 Data types	1-7
1.6.2 Data formats	1-8
1.7 Addressing mode	1-10

CHAPTER 2 INSTRUCTION SET

2.1 Instruction set overview	
2.1.1 Load/store instructions	2-2
2.1.2 Transfer instructions	2-4
2.1.3 Operation instructions	2-4
2.1.4 Branch instructions	2-6
2.1.5 EIT-related instructions	2-8
2.1.6 DSP function instructions	2-8
2.2 Instruction format	2-11

CHAPTER 3 INSTRUCTIONS

3.1 Conventions for instruction description	3-2
3.2 Instruction description	. 3-5

APPENDICES

Appendix A Instruction list	A-2
Appendix B Pipeline stages	
B.1 Overview of pipeline processing	
B.2 Instructions and pipeline processing	A-6
B.3 Pipeline processing	A-7
Appendix C Instruction execution time	A-10

CHAPTER 1 CPU PROGRAMMING MODEL

- 1.1 CPU register
- 1.2 General-purpose registers
- 1.3 Control registers
- 1.4 Accumulator
- 1.5 Program counter
- 1.6 Data format
- 1.7 Addressing mode

1.1 CPU register

1.1 CPU register

The M32R CPU has 16 general-purpose registers, 5 control registers, an accumulator and a program counter. The accumulator is of 64-bit width. The registers and program counter are of 32-bit width.

1.2 General-purpose registers

The 16 general-purpose registers (R0 - R15) are of 32-bit width and are used to retain data and base addresses. R14 is used as the link register and R15 as the stack pointer (SPI or SPU). The link register is used to store the return address when executing a subroutine call instruction. The interrupt stack pointer (SPI) and the user stack pointer (SPU) are alternately represented by R15 depending on the value of the stack mode bit (SM) in the processor status word register (PSW).



1.3 Control registers

There are 5 control registers which are the processor status word register (PSW), the condition bit register (CBR), the interrupt stack pointer (SPI), the user stack pointer (SPU) and the backup PC (BPC). The **MVTC** and **MVFC** instructions are used for writing and reading these control registers.



1.3 Control registers

1.3.1 Processor status word register: PSW (CR0)

The processor status word register (PSW) shows the M32R CPU status. It consists of the current PSW field, and the BPSW field where a copy of the PSW field is saved when EIT occurs.

The PSW field is made up of the stack mode bit (SM), the interrupt enable bit (IE) and the condition bit (C).

The BPSW field is made up of the backup stack mode bit (BSM), the backup interrupt enable bit (BIE) and the backup condition bit (BC) .



D	bit name	function	init.	R	W
16	BSM (backup SM)	saves value of SM bit when EIT occurs	undefined	0	0
17	BIE (backup IE)	saves value of IE bit when EIT occurs	undefined	0	0
23	BC (backup C)	saves value of C bit when EIT occurs	undefined	0	0
24	SM (stack mode)	0: uses R15 as the interrupt stack pointer 1: uses R15 as the user stack pointer	0	0	0
25	IE (interrupt enable)	0: does not accept interrupt 1: accepts interrupt	0	0	0
31	C (condition bit)	indicates carry, borrow and overflow resulting from operations (instruction dependent)	0	0	0

Note: "init." ...initial state immediately after reset

"R"... \bigcirc : read enabled

"W"... \bigcirc : write enabled

1.3 Control registers

1.3.2 Condition bit register: CBR (CR1)

The condition bit register (CBR) is a separate register which contains the condition bit (C) in the PSW. The value of the condition bit (C) in the PSW is reflected in this register. This register is read-only. An attempt to write to the CBR with the **MVTC** instruction is ignored.



1.3.3 Interrupt stack pointer: SPI (CR2) User stack pointer: SPU (CR3)

The interrupt stack pointer (SPI) and the user stack pointer (SPU) retain the current stack address. The SPI and SPU can be accessed as the general-purpose register R15. R15 switches between representing the SPI and SPU depending on the value of the stack mode bit (SM) in the PSW.



1.3.4 Backup PC: BPC (CR6)

The backup PC (BPC) is the register where a copy of the PC value is saved when EIT occurs. Bit 31 is fixed at "0". When EIT occurs, the PC value immediately before EIT occurrence or that of the next instruction is set. The value of the BPC is reloaded to the PC when the **RTE** instruction is executed. However, the values of the lower 2 bits of the PC become "00" on returning (It always returns to the word boundary).



1.4 Accumulator

1.4 Accumulator

The accumulator (ACC) is a 64-bit register used for the DSP function.

Use the **MVTACHI** and **MVTACLO** instructions for writing to the accumulator. The high-order 32 bits (bit 0 - bit 31) can be set with the **MVTACHI** instruction and the low-order 32 bits (bit 32 - bit 63) can be set with the **MVTACLO** instruction. Use the **MVFACHI**, **MVFACLO** and **MVFACMI** instructions for reading from the accumulator. The high-order 32 bits (bit 0 - bit 31) are read with the **MVFACHI** instruction, the low order 32 bits (bit 32 - bit 63) with the **MVFACLO** instruction and the middle 32 bits (bit 16 - bit 47) with the **MVFACMI** instruction.

The **MUL** instruction also uses the accumulator and the contents are destroyed when this instruction is executed.



Note: Bits 0 - 7 are always read as the sign-extended value of bit 8. An attempt to write to this area is ignored.

1.5 Program counter

The program counter (PC) is a 32-bit counter that retains the address of the instruction being executed. Since the M32R CPU instruction starts with even-numbered addresses, the LSB (bit 31) is always "0".



1.6 Data format

1.6.1 Data types

Signed and unsigned integers of byte (8 bits), halfword (16 bits), and word (32 bits) types are supported as data in the M32R CPU instruction set. A signed integer is represented in a 2's complement format.

signed byte (8-bit) integer	0 7 S
unsigned byte (8-bit) integer	0 7
signed halfword (16-bit) integer	0 15 S
unsigned halfword (16-bit) integer	0 15
signed word (32-bit) integer	0 31 S
unsigned word (32-bit) integer	0 31
	S: sign bit

Fig. 1.6.1 Data types

1.6 Data format

1.6.2 Data formats

(1) Data format in a register

Data size of a register is always a word (32 bits).

Byte (8 bits) and halfword (16 bits) data in memory are sign-extended (the LDB and LDH instructions) or zero-extended (the LDUB and LDUH instructions) to 32 bits, and loaded into the register. Word (32 bits) data in a register is stored to memory by the ST instruction. Halfword (16 bits) data in the LSB side of a register is stored to memory by the STH instruction. Byte (8 bits) data in the LSB side of a register is stored to memory by the STB instruction.



Fig. 1.6.2 Data format in a register

1.6 Data format

(2) Data format in memory

Data stored in memory can be one of these types: byte (8 bits), halfword (16 bits) or word (32 bits). Although the byte data can be located at any address, the halfword data and the word data can only be located on the halfword boundary and the word boundary, respectively. If an attempt is made to access data in memory which is not located on the correct boundary, an address exception occurs.



Fig. 1.6.3 Data format in memory

1.7 Addressing mode

1.7 Addressing mode

M32R supports the following addressing modes.

(1) Register direct [R or CR]

The general-purpose register or the control register to be processed is specified.

(2) Register indirect [@R]

The contents of the register specify the address of the memory. This mode can be used by all load/store instructions.

(3) Register relative indirect [@(disp, R)]

(The contents of the register) + (16-bit immediate value which is sign-extended to 32 bits) specify the address of the memory.

(4) Register indirect and register update

- 4 is added to the register contents [@R+] the contents of the register before update specify address of memory (can be specified with LD instruction).
- 4 is added to the register contents [@+R] the contents of the register after update specify address of memory (can be specified with ST instruction).
- 4 is subtracted from the register contents [@-R] the contents of the register after update specify address of memory (can be specified with ST instruction).

(5) immediate [#imm]

The 4-, 5-, 8-, 16- or 24-bit immediate value.

(6) PC relative [pcdisp]

(The contents of PC) + (8, 16, or 24-bit displacement which is sign-extended to 32 bits and 2 bits left-shifted) specify the address of memory.

CHAPTER 2 INSTRUCTION SET

2.1 Instruction set overview2.2 Instruction format

2.1 Instruction set overview

2.1 Instruction set overview

The M32R CPU has a RISC architecture. Memory is accessed by using the load/store instructions and other operations are executed by using register-to-register operation instructions. A total of 83 instructions are implemented.

M32R supports compound instructions such as " load & address update" and "store & address update" which are useful for high-speed data transfer.

The M32R instruction set overview is explained below.

2.1.1 Load/store instructions

The load/store instructions carry out data transfers between a register and a memory.

LD	Load
LDB	Load byte
LDUB	Load unsigned byte
LDH	Load halfword
LDUH	Load unsigned halfword
LOCK	Load locked
ST	Store
STB	Store byte
STH	Store halfword
UNLOCK	Store unlocked

Three types of addressing modes can be specified for load/store instructions.

(1) Register indirect

The contents of the register specify the address. This mode can be used by all load/store instructions.

(2) Register relative indirect

(The contents of the register) + (32-bit sign-extended 16-bit immediate value) specifies the address. This mode can be used by all except **LOCK** and **UNLOCK** instructions.

(3) Register indirect and register update

- 4 is added to the register value
 - the value in the register before update specifies the address (can be specified only with the **LD** instruction).
- 4 is added to the register value
 - the value in the register after update specifies address (can be specified only with the **ST** instruction).
- 4 is subtracted to the register value
 - the value in the register after update specifies address (can be specified only with the **ST** instruction).

When accessing halfword and word size data, it is necessary to specify the address on the halfword boundary or the word boundary (Halfword size should be such that the low-order 2 bits of the address are "00" or "10", and word size should be such that the low order 2 bits of the address are "00"). If an unaligned address is specified, an address exception occurs.

When accessing byte data or halfword data with load instructions, the high-order bits are sign-extended or zero-extended to 32 bits, and loaded to a register.

2.1 Instruction set overview

2.1.2 Transfer instructions

The transfer instructions carry out data transfers between registers or a register and an immediate value.

LD24	Load 24-bit immediate
LDI	Load immediate
MV	Move register
MVFC	Move from control register
MVTC	Move to control register
SETH	Set high-order 16-bit

2.1.3 Operation instructions

Compare, arithmetic/logic operation, multiply and divide, and shift are carried out between registers.

• compare instructions

СМР	Compare
СМРІ	Compare immediate
CMPU	Compare unsigned
CMPUI	Compare unsigned immediate

• arithmetic operation instructions

ADD	Add
ADD3	Add 3-operand
ADDI	Add immediate
ADDV	Add with overflow checking
ADDV3	Add 3-operand with overflow checking
ADDX	Add with carry
NEG	Negate
SUB	Subtract
SUBV	Subtract with overflow checking
SUBX	Subtract with borrow

2.1 Instruction set overview

• logic operation instructions

AND	AND
AND3	AND 3-operand
NOT	Logical NOT
OR	OR
OR3	OR 3-operand
XOR	Exclusive OR
XOR3	Exclusive OR 3-operand

• multiply/divide instructions

Divide
Divide unsigned
Multiply
Remainder
Remainder unsigned

shift instructions

SLL	Shift left logical
SLL3	Shift left logical 3-operand
SLLI	Shift left logical immediate
SRA	Shift right arithmetic
SRA3	Shift right arithmetic 3-operand
SRAI	Shift right arithmetic immediate
SRL	Shift right logical
SRL3	Shift right logical 3-operand
SRLI	Shift right logical immediate

2.1 Instruction set overview

2.1.4 Branch instructions

The branch instructions are used to change the program flow.

BC	Branch on C-bit
BEQ	Branch on equal
BEQZ	Branch on equal zero
BGEZ	Branch on greater than or equal zero
BGTZ	Branch on greater than zero
BL	Branch and link
BLEZ	Branch on less than or equal zero
BLTZ	Branch on less than zero
BNC	Branch on not C-bit
BNE	Branch on not equal
BNEZ	Branch on not equal zero
BRA	Branch
JL	Jump and link
JMP	Jump
NOP	No operation

Only a word-aligned (word boundary) address can be specified for the branch address.

2.1 Instruction set overview

The addressing mode of the **BRA**, **BL**, **BC** and **BNC** instructions can specify an 8-bit or 24-bit immediate value. The addressing mode of the **BEQ**, **BNE**, **BEQZ**, **BNEZ**, **BLEZ**, **BLEZ**, and **BGTZ** instructions can specify a 16-bit immediate value.

In the **JMP** and **JL** instructions, the register value becomes the branch address. However, the low-order 2-bit value of the register is ignored. In other branch instructions, (PC value of branch instruction) + (sign-extended and 2 bits left-shifted immediate value) becomes the branch address. However, the low order 2-bit value of the address becomes "00" when addition is carried out. For example, refer to Figure 2.1.1. When instruction A or B is a branch instruction, branching to instruction G, the immediate value of either instruction A or B becomes 4.

Simultaneous with execution of branching by the **JL** or **BL** instructions for subroutine calls, the PC value of the return address is stored in R14. The low-order 2-bit value of the address stored in R14 (PC value of the branch instruction + 4) is always cleared to "0". For example, refer to Figure 2.1.1. If an instruction A or B is a **JL** or **BL** instruction, the return address becomes that of the instruction C.



Fig. 2.1.1 Branch addresses of branch instruction

2.1 Instruction set overview

2.1.5 EIT-related instructions

The EIT-related instructions carry out the EIT events (Exception, Interrupt and Trap). Trap initiation and return from EIT are EIT-related instructions.

TRAP	Trap
RTE	Return from EIT

2.1.6 DSP function instructions

The DSP function instructions carry out multiplication of 32 bits x 16 bits and 16 bits x 16 bits or multiply and add operation; there are also instructions to round off data in the accumulator and carry out transfer of data between the accumulator and a general-purpose register.

MACHI	Multiply-accumulate high-order halfwords
MACLO	Multiply-accumulate low-order halfwords
MACWHI	Multiply-accumulate word and high-order halfword
MACWLO	Multiply-accumulate word and low-order halfword
MULHI	Multiply high-order halfwords
MULLO	Multiply low-order halfwords
MULWHI	Multiply word and high-order halfword
MULWLO	Multiply word and low-order halfword
MVFACHI	Move from accumulator high-order word
MVFACLO	Move from accumulator low-order word
MVFACMI	Move from accumulator middle-order word
MVTACHI	Move to accumulator high-order word
MVTACLO	Move to accumulator low-order word
RAC	Round accumulator
RACH	Round accumulator halfword

2.1 Instruction set overview



2.1 Instruction set overview



Fig. 2.1.3 DSP function instruction operation 2 (round off)



Fig. 2.1.4 DSP function instruction operation 3 (transfer between accumulator and register)

2.2 Instruction format

There are two major instruction formats: two 16-bit instructions packed together within a word boundary, and a single 32-bit instruction (see Fig. 2.2.1). Figure 2.2.2 shows the instruction format of M32R family.



Fig. 2.2.1 16-bit instruction and 32-bit instruction

< 16-b	oit instructio	n >			
0	pp1 R1	op2	R2	$R_1 = R_1$ op R_2	
0	pp1 R1	(;	$R_1 = R_1$ op c	
o	op1 cond	0	;	Branch (Short Displacen	nent)
< 32-b	oit instructio	n >			
0	p1 R1	op2	R2	С	$R_1 = R_2 \text{op} c$
o	pp1 R1	op2	R2	С	Compare and Branch
0	p1 R1			С	R1 = R1 op c
0	op1 cond			c	Branch
Fig. 2.2.2 Instruction fo			<u> </u>		

2.2 Instruction format

The MSB (Most Significant Bit) of a 32-bit instruction is always "1".

The MSB of a 16-bit instruction in the high-order halfword is always "0" (instruction A in Figure 2.2.3), however the processing of the following 16-bit instruction depends on the MSB of the instruction. In Figure 2.2.3, if the MSB of the instruction B is "0", instructions A and B are executed sequentially; B is executed after A. If the MSB of the instruction B is "1", instructions A and B are executed in parallel. The current implementation allows only the NOP instruction as instruction B for parallel execution. The MSB of the NOP instruction used for word arraignment adjustment is changed to "1" automatically by a standard Mitsubishi assembler, then the M32R can execute this instruction without requiring any clock cycles.

MSB	Ν	MSB ↓	< instruction execution sequence >
0	16-bit instruction A	0 16-bit instruction B	[instruction A]> [instruction B] sequential
0	16-bit instruction A	1 16-bit instruction B	[instruction A] & [instruction B] parallel
1	32-bit ins	truction	
0 1 Fig. 2.2.3 Processi	16-bit instruction A 32-bit ins		0111 0000 0000 0000

Instructions

CHAPTER 3 INSTRUCTIONS

3.1 Conventions for instruction description3.2 Instruction description

3.1 Conventions for instruction description

3.1 Conventions for instruction description

Conventions for instruction description are summarized below.

[Mnemonic]

Shows the mnemonic and possible operands (operation target) using assembly language notation.

Table 3.1.1 Ope	rand list	
symbol (see note)	addressing mode	operation target
R	register direct	general-purpose registers (R0 - R15)
CR	control register	control registers (CR0 = PSW, CR1 = CBR, CR2 = SPI, CR3 = SPU, CR6 = BPC)
@R	register indirect	memory specified by register contents as address
@(disp, R)	register relative indirect	memory specified by (register contents) + (sign-extended value of 16-bit displacement) as address
@R+	register indirect and register update	4 is added to register contents (memory specified by register contents before update as address)
@+R	register indirect and register update	4 is added to register contents (memory specified by register contents after update as address)
@-R	register indirect and register update	4 is subtracted from register contents (memory specified by register contents after update as address)
#imm	immediate	immediate value (refer to each instruction description)
pcdisp	PC relative	memory specified by (PC contents) + (8, 16, or 24-bit displacement which is sign-extended to 32 bits and 2 bits left-shifted) as address

Note. When expressing Rsrc or Rdest as an operand, a general-purpose register numbers (0 - 15) should be substituted for src or dest. When expressing CRsrc or CRdest, control register numbers (0 - 3, 6) should be substituted for src or dest.

[Function]

Indicates the operation performed by one instruction. Notation is in accordance with C language notation.

Table 3.1.2	Operation	expression	(operator)
-------------	-----------	------------	------------

operato	r meaning
+	addition (binomial operator)
_	subtraction (binomial operator)
*	multiplication (binomial operator)

3.1 Conventions for instruction description

operator	meaning
/	division (binomial operator)
%	remainder operation (binomial operator)
++	increment (monomial operator)
	decrement (monomial operator)
_	sign invert (monomial operator)
=	substitute right side into left side (substitute operator)
+=	adds right and left variables and substitute into left side (substitute operator)
-=	subtract right variable from left variable and substitute into left side (substitute operator)
>	greater than (relational operator)
<	less than (relational operator)
>=	greater than or equal to (relational operator)
<=	less than or equal to (relational operator)
==	equal (relational operator)
!=	not equal (relational operator)
&&	AND (logical operator)
	OR (logical operator)
!	NOT (logical operator)
?:	execute a conditional expression (conditional operator)

Table 3.1.3 Operation expression (operator) (cont.)

Table 3.1.4 Operation expression (bit operator)

operator	meaning
<<	bits are left-shifted
>>	bits are right-shifted
&	bit product (AND)
	bit sum (OR)
٨	bit exclusive or (EXOR)
~	bit invert

Table 3.1.5 Data type

expression	type	sign	bit length	range
char	integer	yes	8	-128 to +127
short	integer	yes	16	-32,768 to +32,767
int	integer	yes	32	-2,147,483,648 to +2,147,483,647
unsigned char	integer	no	8	0 to 255
unsigned short	integer	no	16	0 to 655,535
unsigned int	integer	no	32	0 to 4,294,967,295
signed64bit	integer	yes	64	signed 64-bit integer (with accumulator)

3.1 Conventions for instruction description

[Description]

Describes the operation performed by the instruction and any condition bit change.

[EIT occurrence]

Shows possible EIT events (Exception, Interrupt, Trap) which may occur as the result of the instruction's execution. Only address exception (AE) and trap (TRAP) may result from an instruction execution.

[Instruction format]

Shows the bit level instruction pattern (16 bits or 32 bits). Source and/or destination register numbers are put in the src and dest fields as appropriate. Any immediate or displacement value is put in the imm or disp field, its maximum size being determined by the width of the field provided for the particular instruction. Refer to 2.2 Instruction format for detail.

3.2 Instruction description

3.2 Instruction description

This section lists M32R family instructions in alphabetical order. Each page is laid out as shown below.



3.2 Instruction description

ADD

arithmetic/logic operation Add

ADD

[Mnemonic]

ADD Rdest,Rsrc

[Function]

Add

Rdest = Rdest + Rsrc;

[Description]

ADD adds Rsrc to Rdest and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 1010 src

ADD Rdest,Rsrc

3.2 Instruction description



arithmetic operation instruction Add 3-operand



[Mnemonic]

ADD3 Rdest,Rsrc,#imm16

[Function]

Add

Rdest = Rsrc + (signed short) imm16;

[Description]

ADD3 adds the 16-bit immediate value to Rsrc and puts the result in Rdest. The immediate value is sign-extended to 32 bits before the operation. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1000	dest	1010	src	imm16
------	------	------	-----	-------

ADD3 Rdest,Rsrc,#imm16

3.2 Instruction description



arithmetic operation instruction Add immediate

ADDI

[Mnemonic]

ADDI Rdest,#imm8

[Function]

Add

Rdest = Rdest + (signed char) imm8;

[Description]

ADDI adds the 8-bit immediate value to Rdest and puts the result in Rdest. The immediate value is sign-extended to 32 bits before the operation. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0100 dest imm8

ADDI Rdest,#imm8
3.2 Instruction description



arithmetic operation instruction Add with overflow checking



[Mnemonic]

ADDV

Rdest,Rsrc

[Function]

Add

Rdest = (signed) Rdest + (signed) Rsrc; C = overflow ? 1 : 0;

[Description]

ADDV adds Rsrc to Rdest and puts the result in Rdest. The condition bit (C) is set when the addition results in overflow; otherwise it is cleared.

[EIT occurrence]

None

[Encoding]

0000 dest 1000 src

ADDV Rdest,Rsrc

3.2 Instruction description

arithmetic operation instruction ADDV3 Add 3-operand with overflow checking ADDV3



[Mnemonic]

ADDV3 Rdest,Rsrc,#imm16

[Function]

Add

```
Rdest = ( signed ) Rsrc + ( signed ) ( ( signed short ) imm16 );
C = overflow ? 1 : 0;
```

[Description]

ADDV3 adds the 16-bit immediate value to Rsrc and puts the result in Rdest. The immediate value is sign-extended to 32 bits before it is added to Rsrc.

The condition bit (C) is set when the addition results in overflow; otherwise it is cleared.

[EIT occurrence]

None

[Encoding]

1000	dest	1000	src	imm16
------	------	------	-----	-------

ADDV3 Rdest,Rsrc,#imm16

3.2 Instruction description



arithmetic operation instruction Add with carry



[Mnemonic]

ADDX Rdest,Rsrc

[Function]

Add

```
Rdest = ( unsigned ) Rdest + ( unsigned ) Rsrc + C;
C = carry_out ? 1 : 0;
```

[Description]

ADDX adds Rsrc and C to Rdest, and puts the result in Rdest. The condition bit (C) is set when the addition result cannot be represented by a 32-bit unsigned integer; otherwise it is cleared.

[EIT occurrence]

None

[Encoding]

0000 dest 1001 src

ADDX Rdest,Rsrc

3.2 Instruction description



logic operation instruction AND



[Mnemonic]

AND Rdest,Rsrc

[Function]

Logical AND Rdest = Rdest & Rsrc;

[Description]

AND computes the logical AND of the corresponding bits of Rdest and Rsrc and puts the result in Rdest.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 1100 src

AND Rdest,Rsrc

3.2 Instruction description



logic operation instruction AND 3-operand



[Mnemonic]

AND3 Rdest,Rsrc,#imm16

[Function]

Logical AND Rdest = Rsrc & (unsigned short) imm16;

[Description]

AND3 computes the logical AND of the corresponding bits of Rsrc and the 16-bit immediate value, which is zero-extended to 32 bits, and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1000 dest	1100	src	imm16
-----------	------	-----	-------

AND3 Rdest,Rsrc,#imm16

3.2 Instruction description

BC

branch instruction Branch on C-bit

BC

[Mnemonic]

1	BC	pcdisp8
2	BC	pcdisp24

[Function]

Branch

```
① if ( C==1 ) PC = ( PC & 0xffffffc ) + ( ( ( signed char ) pcdisp8 ) << 2 );
② if ( C==1 ) PC = ( PC & 0xfffffffc ) + ( sign_extend ( pcdisp24 ) << 2 );
where
#define sign_extend(x) ( ( ( signed ) ( (x)<< 8 ) ) >>8 )
```

[Description]

BC causes a branch to the specified label when the condition bit (C) is 1. There are two instruction formats; which allows software, such as an assembler, to decide on the better format.

The condition bit (C) is unchanged.

[EIT occurrence]

None

0111	1100	pcdisp8	вс	pcdisp8		
1111	1100		pcdisp24	1 1	BC	pcdisp24

3.2 Instruction description



branch instruction Branch on equal



[Mnemonic]

BEQ Rsrc1,Rsrc2,pcdisp16

[Function]

Branch

if (Rsrc1 == Rsrc2) PC = (PC & 0xfffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BEQ causes a branch to the specified label when Rsrc1 is equal to Rsrc2. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011	src1	0000	src2	pcdisp16
		1		-1

BEQ Rsrc1,Rsrc2,pcdisp16

3.2 Instruction description

BEQZ

branch instruction Branch on equal zero



[Mnemonic]

BEQZ Rsrc,pcdisp16

[Function]

Branch

if (Rsrc == 0) PC = (PC & 0xffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BEQZ causes a branch to the specified label when Rsrc is equal to zero. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011	0000	1000	src	pcdisp16
	Dar		dian1	6

BEQZ Rsrc,pcdisp16

3.2 Instruction description

BGEZ Branch on greater than or equal zero



[Mnemonic]

BGEZ Rsrc,pcdisp16

[Function]

Branch

if ((signed) Rsrc >= 0) PC = (PC & 0xffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BGEZ causes a branch to the specified label when Rsrc treated as a signed 32-bit value is greater than or equal to zero. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011 0000 1011 src	pcdisp16
--------------------	----------

BGEZ Rsrc,pcdisp16

3.2 Instruction description



branch instruction Branch on greater than zero



[Mnemonic]

BGTZ Rsrc,pcdisp16

[Function]

Branch

if ((signed) Rsrc > 0) PC = (PC & 0xffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BGTZ causes a branch to the specified label when Rsrc treated as a signed 32-bit value is greater than zero. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011 0000 1101 src	pcdisp16
--------------------	----------

BGTZ Rsrc,pcdisp16

3.2 Instruction description

BL

branch instruction Branch and link



[Mnemonic]

1	BL	pcdisp8
2	BL	pcdisp24

[Function]

[Description]

BL causes an unconditional branch to the address specified by the label and puts the return address in R14.

There are two instruction formats; this allows software, such as an assembler, to decide on the better format.

The condition bit (C) is unchanged.

[EIT occurrence]

None

0111	1110	pcdisp8	BL	pcdisp8		
1111	1110		pcdisp24		BL	pcdisp24

3.2 Instruction description

BLEZ

branch instruction Branch on less than or equal zero



[Mnemonic]

BLEZ Rsrc, pcdisp16

[Function]

Branch

if ((signed) Rsrc <= 0) PC = (PC & 0xffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BLEZ causes a branch to the specified label when the contents of Rsrc treated as a signed 32bit value, is less than or equal to zero. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011	0000	1100	src	pcdisp16
BT.F7	Dar		dian1	6

BLEZ Rsrc,pcdisp16

3.2 Instruction description



branch instruction Branch on less than zero



[Mnemonic]

BLTZ Rsrc,pcdisp16

[Function]

Branch

if ((signed) Rsrc < 0) PC = (PC & 0xffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BLTZ causes a branch to the specified label when Rsrc treated as a signed 32-bit value is less than zero.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011 0000 1010 src p	disp16
----------------------	--------

BLTZ Rsrc,pcdisp16

3.2 Instruction description

BNC

branch instruction Branch on not C-bit



[Mnemonic]

1	BNC	pcdisp8
2	BNC	pcdisp24

[Function]

Branch

```
① if (C==0) PC = ( PC & 0xfffffffc ) + ( ( ( signed char ) pcdisp8 ) << 2 );
② if (C==0) PC = ( PC & 0xfffffffc ) + ( sign_extend ( pcdisp24 ) << 2 );
where
#define sign_extend(x) ( ( ( signed ) ( (x)<< 8 ) ) >>8 )
```

[Description]

BNC branches to the specified label when the condition bit (C) is 0.

There are two instruction formats; this allows software, such as an assembler, to decide on the better format.

The condition bit (C) is unchanged.

[EIT occurrence]

None

0111	1101	pcdisp8	BNC	pcdisp8		
1111	1101		pcdisp24	1 1	BNC	pcdisp24

3.2 Instruction description



branch instruction Branch on not equal



[Mnemonic]

BNE Rsrc1,Rsrc2,pcdisp16

[Function]

Branch

if (Rsrc1 != Rsrc2) PC = (PC & 0xffffffc) + (((signed short) pcdisp16) << 2);

[Description]

BNE causes a branch to the specified label when Rsrc1 is not equal to Rsrc2. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

11 src1 0001 src2	pcdisp16
-------------------	----------

BNE Rsrc1,Rsrc2,pcdisp16

3.2 Instruction description



branch instruction Branch on not equal zero



[Mnemonic]

BNEZ Rsrc,pcdisp16

[Function]

Branch if (Rsrc != 0) PC = (PC & 0xfffffffc) + ((signed short) pcdisp16) << 2);

[Description]

 BNEZ causes a branch to the specified label when Rsrc is not equal to zero. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1011 0000 1001 src pcdisp16

BNEZ Rsrc,pcdisp16

3.2 Instruction description

BRA

branch instruction Branch



[Mnemonic]

1	BRA	pcdisp8
2	BRA	pcdisp24

[Function]

Branch

 DC = (PC & 0xfffffffc) + ((signed char) pcdisp8) << 2);
 PC = (PC & 0xfffffffc) + (sign_extend (pcdisp24) << 2); where #define sign_extend(x) (((signed) ((x)<< 8)) >>8)

[Description]

BRA causes an unconditional branch to the address specified by the label. There are two instruction formats; this allows software, such as an assembler, to decide on the better format.

The condition bit (C) is unchanged.

[EIT occurrence]

None

0111	1111	pcdisp8	BRA	pcdisp8		
1111	1111		pcdisp24	1 1	BRA	pcdisp24

3.2 Instruction description

CMP

compare instruction Compare



[Mnemonic]

CMP Rsrc1,Rsrc2

[Function]

Compare

C = ((signed) Rsrc1 < (signed) Rsrc2) ? 1:0;

[Description]

The condition bit (C) is set to 1 when Rsrc1 is less than Rsrc2. The operands are treated as signed 32-bit values.

[EIT occurrence]

None

[Encoding]

0000 src1 0100 src2

CMP Rsrc1,Rsrc2

3.2 Instruction description

CMPI

compare instruction Compare immediate



[Mnemonic]

CMPI Rsrc,#imm16

[Function]

Compare

C = ((signed) Rsrc < (signed short) imm16) ? 1:0;

[Description]

The condition bit (C) is set when Rsrc is less than 16-bit immediate value. The operands are treated as signed 32-bit values. The immediate value is sign-extended to 32-bit before the operation.

[EIT occurrence]

None

[Encoding]

1000 0000 0100 src	imm16
--------------------	-------

CMPI Rsrc,#imm16

3.2 Instruction description

CMPU

compare instruction Compare unsigned

CMPU

[Mnemonic]

CMPU Rsrc1,Rsrc2

[Function]

Compare

C = ((unsigned) Rsrc1 < (unsigned) Rsrc2) ? 1:0;

[Description]

The condition bit (C) is set when Rsrc1 is less than Rsrc2. The operands are treated as unsigned 32-bit values.

[EIT occurrence]

None

[Encoding]

0000 src1 0101 src2

CMPU Rsrc1,Rsrc2

3.2 Instruction description



compare instruction Compare unsigned immediate



[Mnemonic]

CMPUI Rsrc,#imm16

[Function]

Compare

C = ((unsigned) Rsrc < (unsigned) ((signed short) imm16)) ? 1:0;

[Description]

The condition bit (C) is set when Rsrc is less than the 16-bit immediate value. The operands are treated as unsigned 32-bit values. The immediate value is sign-extended to 32-bit before the operation.

[EIT occurrence]

None

[Encoding]

1000	0000	0101	src	imm16
	_			

CMPUI Rsrc,#imm16

3.2 Instruction description

DIV

multiply and divide instruction Divide

DIV

[Mnemonic]

DIV Rdest,Rsrc

[Function]

Signed division Rdest = (signed) Rdest / (signed) Rsrc;

[Description]

DIV divides Rdest by Rsrc and puts the quotient in Rdest. The operands are treated as signed 32-bit values and the result is rounded toward zero. The condition bit (C) is unchanged. When Rsrc is zero, Rdest is unchanged.

[EIT occurrence]

None

[Encoding]

1001 dest 0000 src	0000 0000 0000 0000
--------------------	---------------------

DIV Rdest,Rsrc

3.2 Instruction description

DIVU

multiply and divide instruction Divide unsigned



[Mnemonic]

DIVU Rdest,Rsrc

[Function]

Unsigned division Rdest = (unsigned) Rdest / (unsigned) Rsrc;

[Description]

DIVU divides Rdest by Rsrc and puts the quotient in Rdest. The operands are treated as unsigned 32-bit values and the result is rounded toward zero. The condition bit (C) is unchanged. When Rsrc is zero, Rdest is unchanged.

[EIT occurrence]

None

1001	dest	0001	src	0000	0000	0000	0000
DIVU Rdest,Rsrc							

3.2 Instruction description

JL

branch instruction Jump and link JL

[Mnemonic]

JL Rsrc

[Function]

Subroutine call (register direct) R14 = (PC & 0xffffffc) + 4; PC = Rsrc & 0xffffffc;

[Description]

JL causes an unconditional jump to the address specified by Rsrc and puts the return address in R14.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 1110 1100 src

JL Rsrc

3.2 Instruction description



branch instruction Jump



[Mnemonic]

JMP Rsrc

[Function]

Jump

PC = Rsrc & 0xfffffffc;

[Description]

JMP causes an unconditional jump to the address specified by Rsrc. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 1111 1100 src

JMP Rsrc

3.2 Instruction description

LD

load/store instruction Load LD

[Mnemonic]

1	LD	Rdest,@Rsrc
2	LD	Rdest,@Rsrc+
3	LD	Rdest,@(disp16,Rsrc)

[Function]

Load

- ① Rdest = *(int *) Rsrc;
- ② Rdest = *(int *) Rsrc, Rsrc += 4;
- $\$ Rdest = *(int *) (Rsrc + (signed short) disp16);

[Description]

- ① The contents of the memory at the address specified by Rsrc are loaded into Rdest.
- ② The contents of the memory at the address specified by Rsrc are loaded into Rdest. Rsrc is post incremented by 4.
- ③ The contents of the memory at the address specified by Rsrc combined with the 16bit displacement are loaded into Rdest.

The displacement value is sign-extended to 32 bits before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

Address exception (AE)

0010	dest	1100	src	LD	Rdest,@Rsr	C	
0010	dest	1110	src	LD	Rdest,@Rsr	:c+	
1010	dest	1100	src	disp16			
LD Rdest,@(disp16,Rsrc)							

3.2 Instruction description

LD24

load/store instruction Load 24-bit immediate



[Mnemonic]

LD24 Rdest,#imm24

[Function]

Load

Rdest = imm24 & 0x00ffffff;

[Description]

LD24 loads the 24-bit immediate value into Rdest. The immediate value is zero-extended to 32 bits.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1110	dest	imm24			

LD24 Rdest,#imm24

3.2 Instruction description

LDB

load/store instruction Load byte

LDB

[Mnemonic]

LDB Rdest,@Rsrc
 LDB Rdest,@(disp16,Rsrc)

[Function]

Load

- ① Rdest = *(signed char *) Rsrc;
- Rdest = *(signed char *) (Rsrc + (signed short) disp16);

[Description]

- ① LDB sign-extends the byte data of the memory at the address specified by Rsrc and loads it into Rdest.
- ② LDB sign-extends the byte data of the memory at the address specified by Rsrc combined with the 16-bit displacement, and loads it into Rdest.

The displacement value is sign-extended to 32 bits before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0010	dest	1000	src	LDB Rdest,@Rs	rc	
1010	dest	1000	src	disp16		
IDD Ddogt @/dign16 Dang)						

LDB Rdest,@(disp16,Rsrc)

3.2 Instruction description

LDH

load/store instruction Load halfword



[Mnemonic]

LDH Rdest,@Rsrc
 LDH Rdest,@(disp16,Rsrc)

[Function]

Load

Rdest = *(signed short *) Rsrc;
 Rdest = *(signed short *) (Rsrc + (signed short) disp16);

[Description]

- ① LDH sign-extends the halfword data of the memory at the address specified by Rsrc and loads it into Rdest.
- ② LDH sign-extends the halfword data of the memory at the address specified by Rsrc combined with the 16-bit displacement, and loads it into Rdest.

The displacement value is sign-extended to 32 bits before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

Address exception (AE)

[Encoding]

0010	dest	1010	src	LDH Rdest,@Rsrc
1010	dest	1010	src	disp16

LDH Rdest,@(disp16,Rsrc)

3.2 Instruction description

LDI

transfer instruction Load immediate

LDI

[Mnemonic]

LDI Rdest,#imm8
 LDI Rdest,#imm16

[Function]

Load

- ① Rdest = (signed char) imm8;
- @ Rdest = (signed short) imm16;

[Description]

- ① LDI loads the 8-bit immediate value into Rdest.
 The immediate value is sign-extended to 32 bits.
- 2 LDI loads the 16-bit immediate value into Rdest. The immediate value is sign-extended to 32 bits. The condition bit (C) is unchanged.

[EIT occurrence]

None

	0110	dest	imm8		:	LDI	Rdes	st,#ir	nm 8
	1001	dest	1111	0000		im	16		
LDI Rdest,#imm16									

3.2 Instruction description

LDUB

load/store instruction Load unsigned byte



[Mnemonic]

LDUB Rdest,@Rsrc
 LDUB Rdest,@(disp16,Rsrc)

[Function]

Load

- ① Rdest = *(unsigned char *) Rsrc;
- Rdest = *(unsigned char *) (Rsrc + (signed short) disp16);

[Description]

- ① LDUB zero-extends the byte data from the memory at the address specified by Rsrc and loads it into Rdest.
- ② LDUB zero-extends the byte data of the memory at the address specified by Rsrc combined with the 16-bit displacement, and loads it into Rdest.

The displacement value is sign-extended to 32 bits before address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0010	dest	1001	src	LDUB Rdest,@F	lsrc		
1010	dest	1001	src	disp16			
I DUD Deat @(dian16 Dama)							

LDUB Rdest,@(disp16,Rsrc)

3.2 Instruction description

LDUH

load/store instruction Load unsigned halfword LDUH

[Mnemonic]

LDUH Rdest,@Rsrc
 LDUH Rdest,@(disp16,Rsrc)

[Function]

Load

- ① Rdest = *(unsigned short *) Rsrc;
- Rdest = *(unsigned short *) (Rsrc + (signed short) disp16);

[Description]

- ① LDUH zero-extends the halfword data from the memory at the address specified by Rsrc and loads it into Rdest.
- ② LDUH zero-extends the halfword data in memory at the address specified by Rsrc combined with the 16-bit displacement, and loads it into Rdest.

The displacement value is sign-extended to 32 bits before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

Address exception (AE)

[Encoding]

0010	dest	1011	src	:	LDUH	Rde	st,@I	Rsrc
1010	dest	1011	src		dis	p16		
I DUU Deat @(diap16 Bara)								

LDUH Rdest,@(disp16,Rsrc)

3.2 Instruction description



load/store instruction Load locked



[Mnemonic]

LOCK Rdest,@Rsrc

[Function]

Load locked LOCK = 1, Rdest = *(int *) Rsrc;

[Description]

The contents of the word at the memory location specified by Rsrc are loaded into Rdest. The condition bit (C) is unchanged. This instruction sets the LOCK bit in addition to simple loading. When the LOCK bit is 1, external bus master access is not accepted. The LOCK bit is cleared by executing the **UNLOCK** instruction. The LOCK bit is internal to the CPU and cannot be accessed directly except by using the **LOCK** or **UNLOCK** instructions.

[EIT occurrence]

Address exception (AE)

[Encoding]

0010 dest 1101 src

LOCK Rdest,@Rsrc

3.2 Instruction description



DSP function instruction Multiply-accumulate high-order halfword



[Mnemonic]

MACHI Rsrc1,Rsrc2

[Function]

Multiply and add accumulator += ((signed) (Rsrc1 & 0xffff0000) * (signed short) (Rsrc2 >> 16));

[Description]

MACHI multiplies the high-order 16 bits of Rsrc1 and the high-order 16 bits of Rsrc2, then adds the result to the low-order 56 bits in the accumulator.

The LSB of the multiplication result is aligned with bit 47 in the accumulator, and the portion corresponding to bits 8 through 15 of the accumulator is sign-extended before addition. The result of the addition is stored in the accumulator. The high-order 16 bits of Rsrc1 and Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

	0011	src1	0100	src2	MACHI	Rsrc1,Rsrc2
--	------	------	------	------	-------	-------------

3.2 Instruction description

MACLO

DSP function instruction Multiply-accumulate low-order halfword

MACLO

[Mnemonic]

MACLO Rsrc1,Rsrc2

[Function]

Multiply and add accumulator += ((signed) (Rsrc1 << 16) * (signed short) Rsrc2);

[Description]

MACLO multiplies the low-order 16 bits of Rsrc1 and the low-order 16 bits of Rsrc2, then adds the result to the low order 56 bits in the accumulator.

The LSB of the multiplication result is aligned with bit 47 in the accumulator, and the portion corresponding to bits 8 through 15 of the accumulator is sign-extended before addition. The result of the addition is stored in the accumulator. The low-order 16 bits of Rsrc1 and Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

3.2 Instruction description



DSP function instruction Multiply-accumulate word **MACWHI** and high-order halfword

[Mnemonic]

MACWHI Rsrc1,Rsrc2

[Function]

Multiply and add accumulator += ((signed) Rsrc1 * (signed short) (Rsrc2 >> 16));

[Description]

MACWHI multiplies the 32 bits of Rsrc1 and the high-order 16 bits of Rsrc2, then adds the result to the low-order 56 bits in the accumulator.

The LSB of the multiplication result is aligned with the LSB of the accumulator, and the portion corresponding to bits 8 through 15 of the accumulator is sign extended before addition. The result of addition is stored in the accumulator. The 32 bits of Rsrc1 and the high-order 16 bits of Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

[Encoding]

MACWHI Rsrc1,Rsrc2
3.2 Instruction description



DSP function instruction Multiply-accumulate word and low-order halfword

[Mnemonic]

MACWLO Rsrc1, Rsrc2

[Function]

Multiply and add accumulator += ((signed) Rsrc1 * (signed short) Rsrc2);

[Description]

MACWLO multiplies the 32 bits of Rsrc1 and the low-order 16 bits of Rsrc2, then adds the result to the low-order 56 bits in the accumulator.

The LSB of the multiplication result is aligned with the LSB of the accumulator, and the portion corresponding to bits 8 through 15 of the accumulator is sign-extended before the addition. The result of the addition is stored in the accumulator. The 32 bits Rsrc1 and the low-order 16 bits of Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

[Encoding]

MACWLO Rsrc1,Rsrc2

3.2 Instruction description

MUL

multiply and divide instruction Multiply MUL

[Mnemonic]

MUL Rdest,Rsrc

[Function]

Multiply

{ signed64bit tmp; tmp = (signed64bit) Rdest * (signed64bit) Rsrc; Rdest = (int) tmp;}

[Description]

MUL multiplies Rdest by Rsrc and puts the result in Rdest. The operands are treated as signed values. The condition bit (C) is unchanged. The contents of the accumulator are destroyed by this instruction.

[EIT occurrence]

None

[Encoding]

0001 dest 0110 src

MUL Rdest,Rsrc

3.2 Instruction description



DSP function instruction Multiply high-order halfwords



[Mnemonic]

MULHI Rsrc1,Rsrc2

[Function]

Multiply

accumulator = ((signed) (Rsrc1 & 0xffff000) * (signed short) (Rsrc2 >> 16));

[Description]

MULHI multiplies the high-order 16 bits of Rsrc1 and the high-order 16 bits of Rsrc2, and stores the result in the accumulator.

However, the LSB of the multiplication result is aligned with bit 47 in the accumulator, and the portion corresponding to bits 0 through 15 of the accumulator is sign-extended. Bits 48 through 63 of the accumulator are cleared to 0. The high-order 16 bits of Rsrc1 and Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

[Encoding]

0011 src1 0000 src2

MULHI

Rsrc1,Rsrc2

3.2 Instruction description

MULLO

DSP function instruction Multiply low-order halfwords

MULLO

[Mnemonic]

MULLO Rsrc1,Rsrc2

[Function]

Multiply

```
accumulator = ( ( signed ) ( Rsrc1 << 16 ) * ( signed short ) Rsrc2 );
```

[Description]

MULLO multiplies the low-order 16 bits of Rsrc1 and the low-order 16 bits of Rsrc2, and stores the result in the accumulator.

The LSB of the multiplication result is aligned with bit 47 in the accumulator, and the portion corresponding to bits 0 through 15 of the accumulator is sign extended. Bits 48 through 63 of the accumulator are cleared to 0. The low-order 16 bits of Rsrc1 and Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

[Encoding]

0011 src1 0001 src2

MULLO

Rsrc1,Rsrc2

3.2 Instruction description

MULWHI



DSP function instruction Multiply word and high-order halfword

[Mnemonic]

MULWHI Rsrc1,Rsrc2

[Function]

Multiply

accumulator = ((signed) Rsrc1 * (signed short) (Rsrc2 >> 16));

[Description]

MULWHI multiplies the 32 bits of Rsrc1 and the high-order 16 bits of Rsrc2, and stores the result in the accumulator.

The LSB of the multiplication result is aligned with the LSB of the accumulator, and the portion corresponding to bits 0 through 15 of the accumulator is sign-extended. The 32 bits of Rsrc1 and high-order 16 bits of Rsrc2 are treated as signed values.

The condition bit (C) is unchanged.



[EIT occurrence]

None

[Encoding]

0011 src1 0010 src2

MULWHI Rsrc1,Rsrc2

3.2 Instruction description



DSP fucntion instruction Multiply word and low-order halfword MULWLO

[Mnemonic]

MULWLO Rsrc1, Rsrc2

[Function]

Multiply

```
accumulator = ( ( signed ) Rsrc1 * ( signed short ) Rsrc2 );
```

[Description]

MULWLO multiplies the 32 bits of Rsrc1 and the low-order 16 bits of Rsrc2, and stores the result in the accumulator.

The LSB of the multiplication result is aligned with the LSB of the accumulator, and the portion corresponding to bits 0 through 15 of the accumulator is sign extended. The 32 bits of Rsrc1 and low-order 16 bits of Rsrc2 are treated as signed values. The condition bit (C) is unchanged

The condition bit (C) is unchanged.



[EIT occurrence]

None

[Encoding]

0011 src1 0011 src2

c2 MULWLO

Rsrc1,Rsrc2

3.2 Instruction description



transfer instruction Move register



[Mnemonic]

MV Rdest,Rsrc

[Function]

Transfer Rdest = Rsrc;

[Description]

MV moves Rsrc to Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 dest 1000 src

MV Rdest,Rsrc

3.2 Instruction description



DSP function instruction Move from accumulator high-order word

MVFACHI

[Mnemonic]

MVFACHI Rdest

[Function]

Transfer from accumulator to register Rdest = (int) (accumulator >> 32) ;

[Description]

MVFACHI moves the high-order 32 bits of the accumulator to Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 dest 1111 0000

MVFACHI Rdest

3.2 Instruction description



low-order word

[Mnemonic]

MVFACLO Rdest

[Function]

Transfer from accumulator to register Rdest = (int) accumulator ;

[Description]

MVFACLO moves the low-order 32 bits of the accumulator to Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 dest 1111 0001

MVFACLO Rdest

3.2 Instruction description

MVFACMI

DSP function instruction Move from accumulator middle-order word

MVFACMI

[Mnemonic]

MVFACMI Rdest

[Function]

Transfer from accumulator to register Rdest = (int) (accumulator >> 16) ;

[Description]

MVFACMI moves bits16 through 47 of the accumulator to Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 dest 1111 0010

MVFACMI Rdest

3.2 Instruction description



transfer instruction Move from control register



[Mnemonic]

MVFC Rdest, CRsrc

[Function]

Transfer from control register to register Rdest = CRsrc ;

[Description]

MVFC moves CRsrc to Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 dest 1001 src

MVFC Rdest,CRsrc

3.2 Instruction description



DSP function instruction Move to accumulator high-order word

MVTACHI

[Mnemonic]

MVTACHI Rsrc

[Function]

Transfer from register to accumulator accumulator [0 : 31] = Rsrc ;

[Description]

 $\mathsf{MVTACHI}$ moves Rsrc to the high-order 32 bits of the accumulator. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 src 0111 0000

MVTACHI Rsrc

3.2 Instruction description



low-order word

[Mnemonic]

MVTACLO Rsrc

[Function]

Transfer from register to accumulator accumulator [32:63] = Rsrc;

[Description]

MVTACLO moves Rsrc to the low-order 32 bits of the accumulator. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 0111 0001 src

MVTACLO Rsrc

3.2 Instruction description



transfer instruction Move to control register

MVTC

[Mnemonic]

MVTC Rsrc, CRdest

[Function]

Transfer from register to control register CRdest = Rsrc ;

[Description]

MVTC moves Rsrc to CRdest. If PSW(CR0) is specified as CRdest, the condition bit (C) is changed; otherwise it is unchanged.

[EIT occurrence]

None

[Encoding]

0001 dest 1010 src

MVTC Rsrc,CRdest

3.2 Instruction description

NEG

arithmetic operation instruction Negate



[Mnemonic]

NEG Rdest,Rsrc

[Function]

Negate

Rdest = 0 - Rsrc;

[Description]

NEG negates (changes the sign of) Rsrc treated as a signed 32-bit value, and puts the result in Rdest.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 0011 src

NEG Rdest,Rsrc

3.2 Instruction description

NOP

branch instruction No operation

NOP

[Mnemonic]

NOP

[Function]

No operation /* */

[Description]

NOP performs no operation. The subsequent instruction then processed. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0111 0000 0000 0000

NOP

3.2 Instruction description

NOT

logic operation instruction Logical NOT



[Mnemonic]

NOT Rdest,Rsrc

[Function]

Logical NOT Rdest = ~ Rsrc ;

[Description]

NOT inverts each of the bits of Rsrc and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 1011 src

NOT Rdest,Rsrc

3.2 Instruction description

OR

logic operation instruction OR OR

[Mnemonic]

OR Rdest,Rsrc

[Function]

Logical OR Rdest = Rdest | Rsrc ;

[Description]

OR computes the logical OR of the corresponding bits of Rdest and Rsrc, and puts the result in Rdest.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 1110 src

Rdest,Rsrc

OR

3.2 Instruction description

OR3

logic operation instruction OR 3-operand



[Mnemonic]

OR3 Rdest,Rsrc,#imm16

[Function]

Logical OR Rdest = Rsrc | (unsigned short) imm16;

[Description]

OR3 computes the logical OR of the corresponding bits of Rsrc and the 16-bit immediate value, which is zero-extended to 32 bits, and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1000	dest	1110	src	imm16

OR3 Rdest,Rsrc,#imm16

3.2 Instruction description



DSP function instruction Round accumulator RAC

[Mnemonic]

RAC

[Function]

{ signed64bit tmp; if(0x0000 3fff ffff 8000 =< accumulator) tmp = 0x0000 3fff ffff 8000; else if(accumulator =< 0xffff c000 0000 0000) tmp = 0xffff c000 0000 0000; else { tmp = accumulator + 0x0000 0000 0000 4000; tmp = tmp & 0xffff ffff 8000;} accumulator = tmp << 1;}</pre>

[Description]

RAC rounds the contents in the accumulator to word size and stores the result in the accumulator. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]



3.2 Instruction description

[Supplement]

This instruction is executed in two steps as shown below:

<step 1>



The value in the accumulator is altered depending on the value of bits 8 through 63.

<step 2>



3.2 Instruction description

RACH

DSP function instruction Round accumulator halfword

RACH

[Mnemonic]

RACH

[Function]

{ signed64bit tmp; if(0x0000 3fff 8000 0000 =< accumulator) tmp = 0x0000 3fff 8000 0000; else if(accumulator =< 0xffff c000 0000 0000) tmp = 0xffff c000 0000 0000; else { tmp = accumulator + 0x0000 0000 4000 0000; tmp = tmp & 0xffff ffff 8000 0000;} accumulator = tmp << 1;}</pre>

[Description]

RACH rounds the contents in the accumulator to halfword size and stores the result in the accumulator.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 0000 1000 0000

RACH

3.2 Instruction description

[Supplement]

This instruction is executed in two steps, as shown below.

<step 1>



<step 2>



3.2 Instruction description

REM

multiply and divide instruction Remainder



[Mnemonic]

REM Rdest,Rsrc

[Function]

Signed division Rdest = (signed) Rdest % (signed) Rsrc ;

[Description]

REM divides Rdest by Rsrc and puts the quotient in Rdest. The operands are treated as signed 32-bit values.

The quotient is rounded toward zero and the quotient takes the same sign as the dividend. The condition bit (C) is unchanged.

When Rsrc is zero, Rdest is unchanged.

[EIT occurrence]

None

[Encoding]

	1001	dest	0010	src	0000	0000	0000	0000
--	------	------	------	-----	------	------	------	------

REM Rdest,Rsrc

3.2 Instruction description



multiply and divide instruction Remainder unsigned



[Mnemonic]

REMU Rdest,Rsrc

[Function]

Unsigned division Rdest = (unsigned) Rdest % (unsigned) Rsrc;

[Description]

REMU divides Rdest by Rsrc and puts the quotient in Rdest. The operands are treated as unsigned 32-bit values. The condition bit (C) is unchanged. When Rsrc is zero, Rdest is unchanged.

[EIT occurrence]

None

[Encoding]

1001	dest	0011	src	0000	0000	0000	0000
REMU	Rde	est,R	src				

3.2 Instruction description

RTE

EIT-related instruction Return from EIT

RTE

[Mnemonic]

RTE

[Function]

Return from EIT SM = BSM ; IE = BIE ; C = BC ; PC = BPC & 0xfffffffc ;

[Description]

RTE restores the SM, IE and C bits of the PSW from the BSM, BIE and BC bits, and jumps to the address specified by BPC.

[EIT occurrence]

None

[Encoding]

0001 0000 1101 0110 RTE

3.2 Instruction description



transfer instruction Set high-order 16-bit



[Mnemonic]

SETH Rdest,#imm16

[Function]

Transfer instructions Rdest = (short) imm16 << 16 ;

[Description]

SETH loads the immediate value into the 16 most significant bits of Rdest. The 16 least significant bits become zero. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1101	dest	1100	0000	imm16
------	------	------	------	-------

SETH Rdest,#imm16

3.2 Instruction description

SLL

shift instruction Shift left logical

SLL

[Mnemonic]

SLL Rdest,Rsrc

[Function]

Logical left shift Rdest = Rdest << (Rsrc & 31);

[Description]

SLL left logical-shifts the contents of Rdest by the number specified by Rsrc, shifting zeroes into the least significant bits. Only the five least significant bits of Rsrc are used. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 dest 0100 src

SLL Rdest,Rsrc

3.2 Instruction description

SLL3

shift instruction Shift left logical 3-operand



[Mnemonic]

SLL3 Rdest,Rsrc,#imm16

[Function]

Logical left shift Rdest = Rsrc << (imm16 & 31);

[Description]

SLL3 left logical-shifts the contents of Rsrc into Rdest by the number specified by the 16-bit immediate value, shifting zeroes into the least significant bits. Only the five least significant bits of the 16-bit immediate value are used. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1001	dest	1100	src	imm16
-	_			

SLL3 Rdest,Rsrc,#imm16

3.2 Instruction description



shift instruction Shift left logical immediate

SLLI

[Mnemonic]

SLLI Rdest,#imm5

[Function]

Logical left shift Rdest = Rdest << imm5 ;

[Description]

SLLI left logical-shifts the contents of Rdest by the number specified by the 5-bit immediate value, shifting zeroes into the least significant bits. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 dest 010 imm5

SLLI Rdest,#imm5

3.2 Instruction description



shift instruction Shift right arithmetic



[Mnemonic]

SRA Rdest,Rsrc

[Function]

Arithmetic right shift Rdest = (signed) Rdest >> (Rsrc & 31) ;

[Description]

SRA right arithmetic-shifts the contents of Rdest by the number specified by Rsrc, replicates the sign bit in the MSB of Rdest and puts the result in Rdest. Only the five least significant bits are used. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 dest 0010 src

SRA

Rdest,Rsrc

3.2 Instruction description



shift instruction Shift right arithmetic 3-operand



[Mnemonic]

SRA3 Rdest,Rsrc,#imm16

[Function]

Arithmetic right shift Rdest = (signed) Rsrc >> (imm16 & 31) ;

[Description]

SRA3 right arithmetic-shifts the contents of Rsrc into Rdest by the number specified by the 16bit immediate value, replicates the sign bit in Rsrc and puts the result in Rdest. Only the five least significant bits are used. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1001	dest	1010	src	imm16

SRA3 Rdest,Rsrc,#imm16

3.2 Instruction description

shift instruction Shift right arithmetic immediate



[Mnemonic]

SRAI

SRAI Rdest,#imm5

[Function]

Arithmetic right shift Rdest = (signed) Rdest >> imm5 ;

[Description]

SRAI right arithmetic-shifts the contents of Rdest by the number specified by the 5-bit immediate value, replicates the sign bit in MSB of Rdest and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 dest 001 imm5

SRAI Rdest,#imm5

3.2 Instruction description

SRL

shift instruction Shift right logical

SRL

[Mnemonic]

SRL Rdest,Rsrc

[Function]

Logical right shift Rdest = (unsigned) Rdest >> (Rsrc & 31) ;

[Description]

SRL right logical-shifts the contents of Rdest by the number specified by Rsrc, shifts zeroes into the most significant bits and puts the result in Rdest. Only the five least significant bits of Rsrc are used. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0001 dest 0000 src

SRL Rdest,Rsrc

3.2 Instruction description

SRL3

shift instruction Shift right logical 3-operand



[Mnemonic]

SRL3 Rdest,Rsrc,#imm16

[Function]

Logical right shift Rdest = (unsigned) Rsrc >> (imm16 & 31) ;

[Description]

SRL3 right logical-shifts the contents of Rsrc into Rdest by the number specified by the 16bit immediate value, shifts zeroes into the most significant bits. Only the five least significant bits of the immediate value are valid. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

100)1	dest	1000	src		im	n16	
SRL	3	Rde	est,R	src,#	imm16			

3.2 Instruction description



shift instruction Shift right logical immediate



[Mnemonic]

SRLI Rdest,#imm5

[Function]

Logical right shift Rdest = (unsigned) Rdest >> (imm5 & 31) ;

[Description]

SRLI right arithmetic-shifts Rdest by the number specified by the 5-bit immediate value, shifting zeroes into the most significant bits. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0101 dest 000 imm5

SRLI Rdest,#imm5
3.2 Instruction description



load/store instruction Store ST

[Mnemonic]

1	ST	Rsrc1,@Rsrc2
2	ST	Rsrc1,@+Rsrc2
3	ST	Rsrc1,@-Rsrc2
4	ST	Rsrc1,@(disp16,Rsrc2)

[Function]

Store

- ① * (int *) Rsrc2 = Rsrc1;
- ② Rsrc2 += 4, * (int *) Rsrc2 = Rsrc1;
- ③ Rsrc2 -= 4, * (int *) Rsrc2 = Rsrc1;
- () * (int *) (Rsrc2 + (signed short) disp16) = Rsrc1;

[Description]

- ST stores Rsrc1 in the memory at the address specified by Rsrc2.
- ⁽²⁾ ST increments Rsrc2 by 4 and stores Rsrc1 in the memory at the address specified by the resultant Rsrc2.
- ③ ST decrements Rsrc2 by 4 and stores the contents of Rsrc1 in the memory at the address specified by the resultant Rsrc2.
- ④ ST stores Rsrc1 in the memory at the address specified by Rsrc combined with the 16-bit displacement. The displacement value is sign-extended before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

Address exception (AE)

3.2 Instruction description

[Encoding]



ST Rsrc1,@(disp16,Rsrc2)

3.2 Instruction description

STB

load/store instruction Store byte



[Mnemonic]

STB Rsrcl,@Rsrc2
 STB Rsrcl,@(disp16,Rsrc2)

[Function]

Store

* (char *) Rsrc2 = Rsrc1;
 * (char *) (Rsrc2 + (signed short) disp16) = Rsrc1;

[Description]

- ① STB stores the least significant byte of Rsrc1 in the memory at the address specified by Rsrc2.
- ② STB stores the least significant byte of Rsrc1 in the memory at the address specified by Rsrc combined with the 16-bit displacement.

The displacement value is sign-extended to 32 bits before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0010	src1	0000	src2	STB	Rsro	21,@R\$	src2	
1010	src1	0000	src2	dis	p16	1		
CTP Daral @(dian16 Dara2)								

STB Rsrc1,@(disp16,Rsrc2)

3.2 Instruction description

STH

load/store instruction Store halfword

STH

[Mnemonic]

STH Rsrcl,@Rsrc2
 STH Rsrcl,@(disp16,Rsrc2)

[Function]

Store

① * (short *) Rsrc2 = Rsrc1; ② * (short *) (Rsrc2 + (signed short) disp16) = Rsrc1;

[Description]

- STH stores the least significant halfword of Rsrc1 in the memory at the address specified by Rsrc2.
- ② STH stores the least significant halfword of Rsrc1 in the memory at the address specified by Rsrc combined with the 16-bit displacement. The displacement value is sign-extended to 32 bits before the address calculation. The condition bit (C) is unchanged.

[EIT occurrence]

Address exception (AE)

[Encoding]

0010	src1	0010	src2	STH	Rsrc1,@	Rsrc2		
1010	src1	0010	src2	dis	p16			
STH Rsrc1,@(disp16,Rsrc2)								

3.2 Instruction description

SUB

arithmetic operation instruction Subtract

SUB

[Mnemonic]

SUB Rdest,Rsrc

[Function]

Subtract Rdest = Rdest - Rsrc;

[Description]

SUB subtracts Rsrc from Rdest and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 0010 src

SUB Rdest,Rsrc

3.2 Instruction description



arithmetic operation instruction Subtract with overflow checking

SUBV

[Mnemonic]

SUBV Rdest,Rsrc

[Function]

Subtract Rdest = Rdest - Rsrc; C = overflow ? 1 : 0;

[Description]

SUBV subtracts Rsrc from Rdest and puts the result in Rdest. The condition bit (C) is set when the subtraction results in overflow; otherwise, it is cleared.

[EIT occurrence]

None

[Encoding]

0000 dest 0000 src

SUBV Rdest,Rsrc

3.2 Instruction description



arithmetic operation instruction Subtract with borrow



[Mnemonic]

SUBX Rdest,Rsrc

[Function]

Subtract

Rdest = (unsigned) Rdest - (unsigned) Rsrc - C; C = borrow ? 1 : 0;

[Description]

SUBX subtracts Rsrc and C from Rdest and puts the result in Rdest. The condition bit (C) is set when the subtraction result cannot be represented by a 32-bit unsigned integer; otherwise it is cleared.

[EIT occurrence]

None

[Encoding]

0000 dest 0001 src

SUBX Rdest,Rsrc

3.2 Instruction description

TRAP

EIT-related instruction Trap



[Mnemonic]

TRAP #imm4

[Function]

Trap occurrence BPC = PC + 4; BSM = SM; BIE = IE; BC = C ; IE = 0; C = 0; call_trap_handler(imm4);

[Description]

TRAP generates a trap with the trap number specified by the 4-bit immediate value. IE and C bits are cleared to "0".

[EIT occurrence]

Trap (TRAP)

[Encoding]

0001 0000 1111 imm4

TRAP #imm4;

3.2 Instruction description



load/store instruction Store unlocked



[Mnemonic]

UNLOCK Rsrc1,@Rsrc2

[Function]

```
Store unlocked

if ( LOCK == 1 ) { * ( int *) Rsrc2 = Rsrc1; }

LOCK = 0;
```

[Description]

When the LOCK bit is 1, the contents of Rsrc1 are stored at the memory location specified by Rsrc2. When the LOCK bit is 0, store operation is not executed. The condition bit (C) is unchanged. This instruction clears the LOCK bit to 0 in addition to the simple storage operation. The LOCK bit is internal to the CPU and cannot be accessed except by using the LOCK and UNLOCK instructions.

[EIT occurrence]

Address exception (AE)

[Encoding]

0010 src1 0101 src2

UNLOCK Rsrc1,@Rsrc2

3.2 Instruction description



logic operation instruction Exclusive OR XOR

[Mnemonic]

XOR Rdest,Rsrc

[Function]

Exclusive OR Rdest = (unsigned) Rdest ^ (unsigned) Rsrc;

[Description]

XOR computes the logical XOR of the corresponding bits of Rdest and Rsrc, and puts the result in Rdest.

The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

0000 dest 1101 src

XOR Rdest,Rsrc

3.2 Instruction description



logic operation instruction Exclusive OR 3-operand



[Mnemonic]

XOR3 Rdest,Rsrc,#imm16

[Function]

Exclusive OR Rdest = (unsigned) Rsrc ^ (unsigned short) imm16;

[Description]

XOR3 computes the logical XOR of the corresponding bits of Rsrc and the 16-bit immediate value, which is zero-extended to 32 bits, and puts the result in Rdest. The condition bit (C) is unchanged.

[EIT occurrence]

None

[Encoding]

1000	dest	1101	src	imm16	
				 -	

XOR3 Rdest,Rsrc,#imm16



Appendix A Instruction list Appendix B Pipeline stages Appendix C Instruction execution time

Appendix A Instruction list

Appendix A Instruction list

The M32R family instruction list is shown below (in alphabetical order).

mnemonic	function		condition bit (C)
ADD	Rdest,Rsrc	Rdest = Rdest + Rsrc	_
ADD3	Rdest,Rsrc,#imm16	Rdest = Rsrc + (sh)imm16	_
ADDI	Rdest,#imm8	Rdest = Rdest + (sb)imm8	_
ADDV	Rdest,Rsrc	Rdest = Rdest + Rsrc	change
ADDV3	Rdest,Rsrc,#imm16	Rdest = Rsrc + (sh)imm16	change
ADDX	Rdest,Rsrc	Rdest = Rdest + Rsrc + C	change
AND	Rdest,Rsrc	Rdest = Rdest & Rsrc	-
AND3	Rdest,Rsrc,#imm16	Rdest = Rsrc & (uh)imm16	-
BC	pcdisp8	if(C) PC=PC+((sb)pcdisp8<<2)	-
BC	pcdisp24	if(C) PC=PC+((s24)pcdisp24<<2)	-
BEQ	Rsrc1,Rsrc2,pcdisp16	if(Rsrc1 == Rsrc2) PC=PC+((sh)pcdisp16<<	(2) –
BEQZ	Rsrc,pcdisp16	if(Rsrc == 0) PC=PC+((sh)pcdisp16<<2)	-
BGEZ	Rsrc,pcdisp16	if(Rsrc >= 0) PC=PC+((sh)pcdisp16<<2)	-
BGTZ	Rsrc,pcdisp16	if(Rsrc > 0) PC=PC+((sh)pcdisp16<<2)	-
BL	pcdisp8	R14=PC+4,PC=PC+((sb)pcdisp8<<2)	-
BL	pcdisp24	R14=PC+4,PC=PC+((s24)pcdisp24<<2)	-
BLEZ	Rsrc,pcdisp16	if(Rsrc <= 0) PC=PC+((sh)pcdisp16<<2)	-
BLTZ	Rsrc,pcdisp16	if(Rsrc < 0) PC=PC+((sh)pcdisp16<<2)	-
BNC	pcdisp8	if(!C) PC=PC+((sb)pcdisp8<<2)	-
BNC	pcdisp24	if(!C) PC=PC+((s24)pcdisp24<<2)	-
BNE	Rsrc1,Rsrc2,pcdisp16	if(Rsrc1 != Rsrc2) PC=PC+((sh)pcdisp16<<	(2) –
BNEZ	Rsrc,pcdisp16	if(Rsrc != 0) PC=PC+((sh)pcdisp16<<2)	-
BRA	pcdisp8	PC=PC+((sb)pcdisp8<<2)	-
BRA	pcdisp24	PC=PC+((s24)pcdisp24<<2)	-
CMP	Rsrc1,Rsrc2	(s)Rsrc1 < (s)Rsrc2	change
CMPI	Rsrc,#imm16	(s)Rsrc < (sh)imm16	change
CMPU	Rsrc1,Rsrc2	(u)Rsrc1 < (u)Rsrc2	change
CMPUI	Rsrc,#imm16	(u)Rsrc < (u)((sh)imm16)	change
DIV	Rdest,Rsrc	Rdest = (s)Rdest / (s)Rsrc	-
DIVU	Rdest,Rsrc	Rdest = (u)Rdest / (u)Rsrc	-
	_		
JL	Rsrc	R14 = PC+4, $PC = Rsrc$	-
JMP	Rsrc	PC = Rsrc	_
LD	Rdest,@(disp16,Rsrc)	Rdest = *(s *)(Rsrc+(sh)disp16)	_
LD	Rdest,@Rsrc	Rdest = *(s *)Rsrc	_
LD	Rdest,@Rsrc+	Rdest = $*(s *)$ Rsrc, Rsrc += 4	_
		··· / ··· · / ···· · ·	

Appendix A Instruction list

emonic	function	CO	ndition bit
LD24	Rdest,#imm24	Rdest = imm24 & 0x00ffffff	_
LDB	Rdest,@(disp16,Rsrc)	Rdest = *(sb *)(Rsrc+(sh)disp16)	_
LDB	Rdest,@Rsrc	Rdest = *(sb *)Rsrc	_
LDH	Rdest,@(disp16,Rsrc)	Rdest = *(sh *)(Rsrc+(sh)disp16)	_
LDH	Rdest,@Rsrc	Rdest = *(sh *)Rsrc	_
LDI	Rdest,#imm16	Rdest = (sh)imm16	_
LDI	Rdest,#imm8	Rdest = (sb)imm8	_
LDUB	Rdest,@(disp16,Rsrc)	Rdest = *(ub *)(Rsrc+(sh)disp16)	_
LDUB	Rdest,@Rsrc	Rdest = *(ub *)Rsrc	_
LDUH	Rdest,@(disp16,Rsrc)	Rdest = *(uh *)(Rsrc+(sh)disp16)	_
LDUH	Rdest,@Rsrc	Rdest = *(ub *)Rsrc	_
LOCK	Rdest,@Rsrc	LOCK = 1, Rdest = *(s *)Rsrc	-
MACHI	Rsrc1,Rsrc2	accumulator += (s)(Rsrc1 & 0xffff0000) * (s)((s)Rsrc2>>16)	-
MACLO	Rsrc1,Rsrc2	accumulator += (s)(Rsrc1<<16) * (sh)Rsrc2	_
MACWHI	Rsrc1,Rsrc2	accumulator += (s)Rsrc1 * (s)((s)Rsrc2>>16) –
MACWLO	Rsrc1,Rsrc2	accumulator += (s)Rsrc1 * (sh)Rsrc2	_
MUL	Rdest,Rsrc	Rdest = (s)Rdest * (s)Rsrc	_
MULHI	Rsrc1,Rsrc2	accumulator = (s)(Rsrc1 & 0xffff0000)	_
	-	* (s)((s)Rsrc2>>16)	
MULLO	Rsrc1,Rsrc2	accumulator = (s)(Rsrc1<<16) * (sh)Rsrc	2 –
MULWHI	Rsrc1,Rsrc2	accumulator = (s)Rsrc1 * (s)((s)Rsrc2>>	
MULWLO	Rsrc1,Rsrc2	accumulator = (s)Rsrc1 * (sh)Rsrc2	_
MV	Rdest,Rsrc	Rdest = Rsrc	_
MVFACHI	Rdest	Rdest = accumulater >> 32	_
MVFACLO	Rdest	Rdest = accumulator	_
MVFACMI		Rdest = accumulator >> 16	_
MVFC	Rdest,CRsrc	Rdest = CRsrc	_
MVTACHI	Rsrc	accumulator[0:31] = Rsrc	_
MVTACLO	Rsrc	accumulator[32:63] = Rsrc	_
MVTC	Rsrc,CRdest	CRdest = Rsrc	change
NEG	Rdest,Rsrc	Rdest = 0 - Rsrc	_
NOP		/*no-operation*/	_
NOT	Rdest,Rsrc	Rdest = ~Rsrc	-
OR	Rdest,Rsrc	Rdest = Rdest Rsrc	-
OR 3	Rdest,Rsrc,#imm16	Rdest = Rsrc (uh)imm16	-
RAC		Round the 32-bit value in the accumulator	_
RACH		Round the 16-bit value in the accumulator	-
REM	Rdest,Rsrc	Rdest = (s)Rdest % (s)Rsrc	-
REMU	Rdest,Rsrc	Rdest = (u)Rdest % (u)Rsrc	-
RTE		PC = BPC & 0xfffffffc,	change
		<pre>PSW[SM,IE,C] = PSW[BSM,BIE,BC]</pre>	

Appnedix A Instruction list

mneminic	function		condition bit (C)
SETH	Rdest,#imm16	Rdest = imm16 << 16	_
SLL	Rdest,Rsrc	Rdest = Rdest << (Rsrc & 31)	-
SLL3	Rdest,Rsrc,#imm16	Rdest = Rsrc << (imm16 & 31)	-
SLLI	Rdest,#imm5	Rdest = Rdest << imm5	-
SRA	Rdest,Rsrc	Rdest = (s)Rdest >> (Rsrc & 31)	-
SRA3	Rdest,Rsrc,#imm16	Rdest = (s)Rsrc >> (imm16 & 31)	-
SRAI	Rdest,#imm5	Rdest = (s)Rdest >> imm5	-
SRL	Rdest,Rsrc	Rdest = (u)Rdest >> (Rsrc & 31)	-
SRL3	Rdest,Rsrc,#imm16	Rdest = (u)Rsrc >> (imm16 & 31)	-
SRLI	Rdest,#imm5	Rdest = (u)Rdest >> imm5	-
ST	Rsrc1,@(disp16,Rsrc2)	*(s *)(Rsrc2+(sh)disp16) = Rsrc1	-
ST	Rsrc1,@+Rsrc2	Rsrc2 += 4, *(s *)Rsrc2 = Rsrc1	-
ST	Rsrc1,@-Rsrc2	Rsrc2 -= 4, *(s *)Rsrc2 = Rsrc1	-
ST	Rsrc1,@Rsrc2	*(s *)Rsrc2 = Rsrc1	-
STB	Rsrc1,@(disp16,Rsrc2)	*(sb *)(Rsrc2+(sh)disp16) = Rsrc1	-
STB	Rsrc1,@Rsrc2	*(sb *)Rsrc2 = Rsrc1	-
STH	Rsrc1,@(disp16,Rsrc2)	*(sh *)(Rsrc2+(sh)disp16) = Rsrc1	-
STH	Rsrc1,@Rsrc2	*(sh *)Rsrc2 = Rsrc1	-
SUB	Rdest,Rsrc	Rdest = Rdest - Rsrc	-
SUBV	Rdest,Rsrc	Rdest = Rdest - Rsrc	change
SUBX	Rdest,Rsrc	Rdest = Rdest - Rsrc - C	change
TRAP	#n	PSW[BSM,BIE,BC] = PSW[SM,IE,C]	change
		PSW[SM,IE,C] = PSW[SM,0,0]	
		Call trap-handler number-n	
UNLOCK	Rsrc1,@Rsrc2	if(LOCK) { *(s *)Rsrc2 = Rsrc1; } L	OCK=0 -
XOR	Rdest,Rsrc	Rdest = Rdest ^ Rsrc	_
XOR3	Rdest,Rsrc,#imm16	Rdest = Rsrc ^ (uh)imml6	_

where:

typedef singed int s; /* 32 bit signed integer (word)*/
typedef unsigned int u; /* 32 bit unsigned integer (word)*/
typedef signed short sh; /* 16 bit signed integer (halfword)*/
typedef unsigned short uh; /* 16 bit unsigned integer (halfword)*/
typedef signed char sb; /* 8 bit signed integer (byte)*/
typedef unsigned char ub; /* 8 bit unsigned integer (byte)*/

Appendix B Pipeline stages

Appendix B Pipeline stages

B.1 Overview of pipeline processing

The M32R CPU has five pipeline stages.

(1) IF stage (instruction fetch stage)

The instruction fetch (IF) is processed in this stage. There is an instruction queue and instructions are fetched until the queue is full regardless of the completion of decoding in the D stage.

(2) D stage (decode stage)

Instruction decoding is processed in the first half of the D stage (DEC1).

The subsequent instruction decoding (DEC2) and a register fetch (RF) is processed in the second half of the stage.

(3) E stage (execution stage)

Operations and address calculations (OP) are processed in the E stage.

(4) MEM stage (memory access stage)

Operand accesses (OA) are processed in the MEM stage. This stage is used only when the load/ store instruction is executed.

(5) WB stage (write back stage)

The operation results and fetched data are written to the registers in the WB stage.



Fig. B.1 Pipeline structure and processing

Appendix B Pipeline stages

B.2 Instructions and pipeline processing

The M32R pipeline has five stages. However, the MEM stage is used only when the load/store instruction is executed, other instructions are processed in a 4-stage pipeline.

<load instructio<="" store="" td=""><td>ns></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></load>	ns>							
		ł	5 stage:	s				
	<							
pipeline stage	IF	D	E	MEM	WB			
• If the	cache is	hit, the I	MEM sta	ge is exe	cuted in on	e cycle.		
If mis	sed, the N	/IEM sta	age is ex	ecuted in	multiple cy	cles.		
				1 1				
pipeline stage	IF	D	E	MEM	*****	MEM	WB	
<other instructions=""></other>								
	<	4 sta	ages	>				
pipeline stage	IF	D	E	WB				
			_					
• The I instri	E-stage is uctions su	execute	ed for mu	ultiple cyc	les in mult	i-cycle		
			piiodi					
pipeline stage	IF	D	Е	•••••	E	WB		
			1	J	L	1		

Fig. B.2 Instructions and pipeline processing

Appendix B Pipeline stages

B.3 Pipeline processing

In perfect pipeline processing, each stage is executed in one cycle. However, the pipeline stall may be caused at each stage of processing or by the execution of a branch instruction. Each case is described in Figure B.3 and B.4.



Appendix B Pipeline stages

< case 3 branch instruction is executed > (except for the case where no branch occurs at a conditional branch instruction)
branch instruction is executed
branch instruction IF D E WB
IF D IF D E WB
IF stall IF D E WB
stall IF D E WB
< case 4 the subsequent instruction uses an operand read from memory $>$
LD R1,@R2 IF D E MEM WB
ADD R3,R1 IF D stall stall E WB
< case 5 R15 is read after the SM bit in the PSW is written by an MVTC instruction and the subsequent instruction reads R15 >
MVTC R1, PSW IF D E WB
SUB R3,R15 IF D Stall E WB
stall: pipleline stall

Fig. B.4 Pipeline stall 2

Appendix B Pipeline stages

The cases shown in Figure B.5 are special and pipeline stall does not occur.

	ad and another instruction occur simultaneously> ot stalled because the values can be written simultaneously)
LD R1,@R2 IF	D E MEM WB can be written
ADD R5,R6	IF D E WB
ADD R7,R8	IF D E WB
<when register="" the="" written<br="">(the pipeline processing</when>	by the one instruction is used by the subsequent instruction> is not stalled because of the bypass process due to operation between registers)
ADD R1,R2 IF	D E WB
SUB R3,R1	IF D E WB
<a instruction<br="" subsequent="">(the WB stage of the load	writes to a register before a load instruction is completed> d instruction is canceled)
LD R1,@R2	D E MEM •••• MEM WB
	IF D E WB IF D E WB
	IF D E WB

Fig. B.5 Special case (pipeline stall does not occur)

Appendix C Instruction execution time

Appendix C Instruction execution time

Normally, the E stage is considered as representing as the instruction execution time, however, because of the pipeline processing the execution time for other stages may effect the total instruction execution time. In particular, the IF, D, and E stages of the subsequent instruction must be considered after a branch has occurred.

The following shows the number of the instruction execution cycles for each pipeline stage.

The execution time of the IF and MEM stages depends on the implementation of each product of the M32R family.

Refer to the user's manual of each product for the execution time of these stages.

Table C.1 Instruction execution cycles in each stage

	the number of execution cycles in each stage					
instruction	IF	D	Е	MEM	WB	
load instruction (LD, LDB, LDUB, LDH, LDUH, LOCK)	R (note 1)	1	1	R (note 1)	1	
store instruction (ST, STB, STH, UNLOCK)	R (note 1)	1	1	W (note 1)	(1) (note 2)	
multiply instruction (MUL)	R (note 1)	1	3	_	1	
divide/reminder instruction (DIV, DIVU, REM, REMU)	R (note 1)	1	37	_	1	
other instructions	R (note 1)	1	1	_	1	

Notes 1 R, W: Refer to the user's manual prepared for each product.

2 If the addressing mode of the store instructions is register indirect and register update, 1 cycle needs for WB stage.

REVISION DESCRIPTION LIST

M32R family software manual

Rev. No.			Revision Description	Rev. date						
1.0	First editio	n		970331						
1.1	<u>unaligned</u> (line 18, pa • [Encodin	address is s age 2-6) g]	(word boundary) address can be specified for the branch address. <u>If an</u> specified, an address exception occurs." an underlined part eliminated. c,#imm16" revised. (line 13, page 3-63)	971031						
1.2	• "ADDV3	DDV3 Add 3-operand with overflow checking" revised (line 21, page 2-4) 98								
	• "ADDV3	"ADDV3 Add 3-operand with overflow checking" revised (line 2, page 3-10)								
	-	Logical right shift "Rdest = (unsigned) Rsrc >> (imm16 & 31);" revised (line 7, page 3-79)								
	 "Trap occurrence BPC = PC + 4; BSM = SM; BIE = IE; BC = C ; IE = 0; C = 0; call_trap_handler(imm4);" revised (line 7, page 3-88) 									
	• "BL	pcdisp24	R14=PC+4,PC=PC+((s24)pcdisp24<<2)" revised (line 19, page A-2)							
	• "BNC	pcdisp24	if(!C) PC=PC+((s24)pcdisp24<<2)" revised (line 23, page A-2)							
	• "TRAP	#n	<pre>PSW[BSM,BIE,BC] = PSW[SM,IE,C] change PSW[SM,IE,C] = PSW[SM,0,0]</pre>							
			Call trap-handler number-n" revised (line 23, page A-4)							

MITSUBISHI 32-BIT SINGLE-CHIP MICROCOMPUTER M32R Family Software Manual

July 1998 : Revised edition

Copyright (C) 1998 MITSUBISHI ELECTRIC CORPORATION

Notice:

This book, or parts thereof, may not be reproduced in any form without permission of MITSUBISHI ELECTRIC CORPORATION.

M32R family Software Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan