



**MIPS® Architecture for Programmers**  
**Volume IV-j: The MIPS64® SIMD**  
**Architecture Module**

**Document Number: MD00868**

**Revision 1.12**

**February 3, 2016**

Public. This publication contains proprietary information which is subject to change without notice and is supplied ‘as is’, without any warranty of any kind.

Template: nB1.02, Built with tags: ARCH FPU\_PS FPU\_PSandARCH

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12



# Contents

<b>Chapter 1: About This Book .....</b>	<b>12</b>
1.1: Typographical Conventions .....	12
1.1.1: Italic Text.....	13
1.1.2: Bold Text.....	13
1.1.3: Courier Text .....	13
1.2: UNPREDICTABLE and UNDEFINED .....	13
1.2.1: UNPREDICTABLE.....	13
1.2.2: UNDEFINED .....	14
1.2.3: UNSTABLE .....	14
1.3: Special Symbols in Pseudocode Notation.....	14
1.4: For More Information .....	17
<b>Chapter 2: Guide to the Instruction Set.....</b>	<b>18</b>
2.1: Understanding the Instruction Fields .....	18
2.1.1: Instruction Fields .....	19
2.1.2: Instruction Descriptive Name and Mnemonic.....	20
2.1.3: Format Field .....	20
2.1.4: Purpose Field .....	21
2.1.5: Description Field .....	21
2.1.6: Restrictions Field.....	21
2.1.7: Operation Field.....	22
2.1.8: Exceptions Field.....	22
2.1.9: Programming Notes and Implementation Notes Fields.....	23
2.2: Operation Section Notation and Functions .....	23
2.2.1: Instruction Execution Ordering.....	23
2.2.2: Pseudocode Functions.....	23
2.3: Op and Function Subfield Notation.....	33
2.4: FPU Instructions .....	33
<b>Chapter 3: The MIPS64® SIMD Architecture .....</b>	<b>34</b>
3.1: Overview.....	34
3.2: MSA Software Detection .....	35
3.3: MSA Vector Registers .....	35
3.3.1: Registers Layout .....	36
3.3.2: Floating-Point Registers Mapping .....	38
3.4: MSA Control Registers .....	39
3.4.1: MSA Implementation Register (MSAIR, MSA Control Register 0).....	40
3.4.2: MSA Control and Status Register (MSACSR, MSA Control Register 1).....	41
3.4.3: MSA Access Register (MSAAccess, MSA Control Register 2).....	45
3.4.4: MSA Save Register (MSASave, MSA Control Register 3).....	46
3.4.5: MSA Modify Register (MSAModify, MSA Control Register 4).....	46
3.4.6: MSA Request Register (MSARequest, MSA Control Register 5) .....	47
3.4.7: MSA Map Register (MSAMap, MSA Control Register 6) .....	47
3.4.8: MSA Unmap Register (MSAUnmap, MSA Control Register 7) .....	48
3.5: Exceptions .....	49
3.5.1: Handling the MSA Disabled Exception .....	50
3.5.2: Handling the MSA Floating Point Exception .....	50

3.5.3: NaN Propagation.....	53
3.5.4: Flush to Zero and Exception Signaling .....	54
<b>3.6: Instruction Syntax .....</b>	<b>54</b>
3.6.1: Vector Element Selection.....	55
3.6.2: Load/Store Offsets .....	55
3.6.3: Instruction Examples.....	56
<b>3.7: Instruction Encoding .....</b>	<b>57</b>
3.7.1: Data Format and Index Encoding .....	57
3.7.2: Instruction Formats .....	59
3.7.3: Instruction Bit Encoding .....	62
<b>Chapter 4: The MIPS64® SIMD Architecture Instruction Set.....</b>	<b>74</b>
4.1: Instruction Set Descriptions.....	74
4.1.1: Instruction Set Summary by Category .....	74
4.1.2: Alphabetical List of Instructions.....	79
ADD_A.df .....	80
ADDS_A.df .....	82
ADDS_S.df .....	84
ADDS_U.df .....	86
ADDV.df .....	88
ADDVI.df .....	89
AND.V .....	90
ANDI.B .....	91
ASUB_S.df .....	92
ASUB_U.df .....	94
AVE_S.df.....	96
AVE_U.df.....	97
AVER_S.df .....	98
AVER_U.df .....	99
BCLR.df.....	100
BCLRI.df.....	101
BINSL.df .....	102
BINSLI.df .....	103
BINSR.df .....	104
BINSRI.df .....	105
BMNZ.V.....	106
BMNZI.B.....	107
BMZ.V .....	108
BMZI.B .....	109
BNEG.df .....	110
BNEGI.df .....	111
BNZ.df .....	112
BNZ.V .....	113
BSEL.V.....	114
BSELI.B.....	115
BSET.df .....	116
BSETI.df .....	117
BZ.df .....	118
BZ.V .....	119
CEQ.df.....	120
CEQI.df.....	121
CFCMSA .....	123
CLE_S.df.....	125

CLE_U.df.....	126
CLEI_S.df.....	127
CLEI_U.df.....	129
CLT_S.df.....	131
CLT_U.df.....	132
CLTI_S.df.....	133
CLTI_U.df.....	135
COPY_S.df.....	137
COPY_U.df.....	138
CTCMSA.....	139
DIV_S.df.....	141
DIV_U.df.....	142
DLSA.....	143
DOTP_S.df.....	144
DOTP_U.df.....	146
DPADD_S.df.....	148
DPADD_U.df.....	150
DPSUB_S.df.....	152
DPSUB_U.df.....	154
FADD.df.....	156
FCAF.df.....	157
FCEQ.df.....	158
FCLASS.df.....	159
FCLE.df.....	160
FCLT.df.....	161
FCNE.df.....	162
FCOR.df.....	163
FCUEQ.df.....	164
FCULE.df.....	165
FCULT.df.....	167
FCUN.df.....	168
FCUNE.df.....	169
FDIV.df.....	170
FEXDO.df.....	171
FEXP2.df.....	172
FEXUPL.df.....	173
FEXUPR.df.....	174
FFINT_S.df.....	175
FFINT_U.df.....	176
FFQL.df.....	177
FFQR.df.....	178
FILL.df.....	179
FLOG2.df.....	180
FMADD.df.....	181
FMAX.df.....	182
FMAX_A.df.....	183
FMIN.df.....	184
FMIN_A.df.....	185
FMSUB.df.....	186
FMUL.df.....	187
FRCP.df.....	188
FRINT.df.....	189
FRSQRT.df.....	190

FSAF.df .....	192
FSEQ.df.....	193
FSLE.df .....	194
FSLT.df.....	195
FSNE.df.....	196
FSOR.df .....	197
FSQRT.df.....	198
FSUB.df.....	199
FSUEQ.df.....	200
FSULE.df.....	201
FSULT.df.....	203
FSUN.df.....	204
FSUNE.df.....	205
FTINT_S.df.....	206
FTINT_U.df.....	207
FTQ.df.....	208
FTRUNC_S.df.....	210
FTRUNC_U.df.....	211
HADD_S.df.....	212
HADD_U.df.....	213
HSUB_S.df.....	214
HSUB_U.df.....	215
ILVEV.df.....	216
ILVL.df.....	218
ILVOD.df.....	220
ILVR.df.....	222
INSERT.df.....	224
INSVE.df.....	225
LD.df.....	226
LDI.df.....	228
LSA.....	229
MADD_Q.df.....	230
MADDR_Q.df.....	232
MADDV.df.....	234
MAX_A.df.....	235
MAX_S.df.....	237
MAX_U.df.....	239
MAXI_S.df.....	241
MAXI_U.df.....	243
MIN_A.df.....	245
MIN_S.df.....	247
MIN_U.df.....	249
MINI_S.df.....	251
MINI_U.df.....	253
MOD_S.df.....	255
MOD_U.df.....	256
MOVE.V .....	257
MSUB_Q.df.....	258
MSUBR_Q.df.....	260
MSUBV.df.....	262
MUL_Q.df.....	263
MULR_Q.df.....	264
MULV.df .....	266

NLOC.df .....	267
NLZC.df .....	269
NOR.V .....	271
NORI.B .....	272
OR.V .....	273
ORI.B .....	274
PCKEV.df .....	275
PCKOD.df .....	277
PCNT.df .....	279
SAT_S.df .....	280
SAT_U.df .....	282
SHF.df .....	284
SLD.df .....	285
SLDI.df .....	287
SLL.df .....	289
SLLI.df .....	290
SPLAT.df .....	291
SPLATI.df .....	292
SRA.df .....	293
SRAI.df .....	294
SRAR.df .....	295
SRARI.df .....	297
SRL.df .....	299
SRLI.df .....	300
SRLR.df .....	301
SRLRI.df .....	303
ST.df .....	305
SUBS_S.df .....	307
SUBS_U.df .....	309
SUBSUS_U.df .....	311
SUBSUU_S.df .....	313
SUBV.df .....	315
SUBVI.df .....	316
VSHF.df .....	317
XOR.V .....	319
XORI.B .....	320
<b>Appendix A: Vector Registers Partitioning .....</b>	<b>321</b>
A.1: Vector Registers Mapping .....	321
A.2: Saving/Restoring Vector Registers on Context Switch .....	322
A.3: Re-allocating Physical Vector Registers .....	324
A.4: Heuristic for Vector Register Allocation .....	324
<b>Appendix B: Revision History .....</b>	<b>325</b>

# List of Figures

Figure 2.1: Example of Instruction Description .....	19
Figure 2.2: Example of Instruction Fields.....	20
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic .....	20
Figure 2.4: Example of Instruction Format.....	20
Figure 2.5: Example of Instruction Purpose.....	21
Figure 2.6: Example of Instruction Description .....	21
Figure 2.7: Example of Instruction Restrictions .....	22
Figure 2.8: Example of Instruction Operation .....	22
Figure 2.9: Example of Instruction Exception .....	22
Figure 2.10: Example of Instruction Programming Notes .....	23
Figure 2.11: COP_LW Pseudocode Function.....	24
Figure 2.12: COP_LD Pseudocode Function.....	24
Figure 2.13: COP_SW Pseudocode Function .....	24
Figure 2.14: COP_SD Pseudocode Function .....	25
Figure 2.15: CoprocessorOperation Pseudocode Function .....	25
Figure 2.16: AddressTranslation Pseudocode Function .....	25
Figure 2.17: LoadMemory Pseudocode Function .....	26
Figure 2.18: StoreMemory Pseudocode Function .....	26
Figure 2.19: Prefetch Pseudocode Function.....	27
Figure 2.20: SyncOperation Pseudocode Function .....	28
Figure 2.21: ValueFPR Pseudocode Function.....	28
Figure 2.22: StoreFPR Pseudocode Function .....	29
Figure 2.23: CheckFPEexception Pseudocode Function .....	30
Figure 2.24: FPCConditionCode Pseudocode Function .....	30
Figure 2.25: SetFPCConditionCode Pseudocode Function .....	30
Figure 2.26: SignalException Pseudocode Function .....	31
Figure 2.27: SignalDebugBreakpointException Pseudocode Function .....	31
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function.....	31
Figure 2.29: NullifyCurrentInstruction PseudoCode Function.....	32
Figure 2.30: JumpDelaySlot Pseudocode Function .....	32
Figure 2.31: NotWordValue Pseudocode Function.....	32
Figure 2.32: PolyMult Pseudocode Function .....	32
Figure 3-1: Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit.....	35
Figure 3-2: Config5 (CP0 Register 16, Select 5) MSA Enable Bit .....	35
Figure 3-3: MSA Vector Register Byte Elements .....	36
Figure 3-4: MSA Vector Register Halfword Elements.....	36
Figure 3-5: MSA Vector Register Word Elements.....	36
Figure 3-6: MSA Vector Register Doubleword Elements .....	36
Figure 3-7: MSA Vector Register as 2-Row Byte Array .....	37
Figure 3-8: MSA Vector Register as 4-Row Byte Array .....	37
Figure 3-9: MSA Vector Register as 8-Row Byte Array .....	37
Figure 3-10: FPU Word Write Effect on the MSA Vector Register ( $Status_{FP}$ set) .....	39
Figure 3-11: FPU Doubleword Write Effect on the MSA Vector Register ( $Status_{FP}$ set) .....	39
Figure 3-12: FPU High Word Write Effect on the MSA Vector Register ( $Status_{FP}$ set) .....	39
Figure 3-13: MSAIR Register Format .....	40
Figure 3-14: MSAIR Register Field Descriptions .....	41
Figure 3-15: MSACSR Register Format.....	41

Figure 3-16: MSACSR Register Field Descriptions .....	42
Figure 3-17: MSAAccess Register Format.....	46
Figure 3-18: MSASave Register Format .....	46
Figure 3-19: MSAModify Register Format.....	47
Figure 3-20: MSARequest Register Format.....	47
Figure 3-21: MSAMap Register Format .....	48
Figure 3-22: MSAMap Register Field Descriptions .....	48
Figure 3-23: MSAUnmap Register Format.....	48
Figure 3-24: MSAUnmap Register Field Descriptions .....	49
Figure 3-25: Output Format for Faulting Elements when NX is set.....	50
Figure 3-26: MSACSRCause Update Pseudocode .....	52
Figure 3-27: MSACSRFlags Update and Exception Signaling Pseudocode .....	53
Figure 3-28: Source Vector \$w1 Values .....	56
Figure 3-29: Source Vector \$w2 Values .....	56
Figure 3-30: Source GPR \$2 Value .....	56
Figure 3-31: Destination Vector \$w5 Value for ADDV.W Instruction .....	56
Figure 3-35: Destination Vector \$w9 Value for DOTP_S Instruction .....	57
Figure 3-32: Destination Vector \$w6 Value for FILL.W Instruction .....	57
Figure 3-33: Destination Vector \$w7 Value for ADDVI.W Instruction .....	57
Figure 3-34: Destination Vector \$w8 Value for SPLAT.W Instruction .....	57
Figure 3-36: I8 Instruction Format.....	60
Figure 3-37: I5 Instruction Format.....	60
Figure 3-38: BIT Instruction Format.....	60
Figure 3-39: I10 Instruction Format.....	60
Figure 3-40: 3R Instruction Format .....	60
Figure 3-41: ELM Instruction Format .....	61
Figure 3-42: 3RF Instruction Format.....	61
Figure 3-43: VEC Instruction Format .....	61
Figure 3-44: MI10 Instruction Format.....	61
Figure 3-45: 2R Instruction Format .....	61
Figure 3-46: 2RF Instruction Format.....	62
Figure 3-47: Branch Instruction Format .....	62
Figure 3-48: Sample Bit Encoding Table .....	63

# List of Tables

Table 1.1: Symbols Used in Instruction Operation Statements.....	14
Table 2.1: AccessLength Specifications for Loads/Stores .....	27
Table 3.1: Word Vector Memory Representation.....	38
Table 3.2: MSA Control Registers .....	40
Table 3.3: Cause, Enable, and Flag Bit Definitions .....	44
Table 3.4: Rounding Modes Definitions .....	45
Table 3.5: MSA Exception Code (ExcCode) Values.....	50
Table 3.6: Default Values for Floating Point Exceptions.....	51
Table 3.7: Default NaN Encodings.....	52
Table 3.8: Data Format Abbreviations .....	55
Table 3.9: Valid Element Index Values .....	55
Table 3.10: Two-bit Data Format Field Encoding .....	58
Table 3.11: Halfword/Word Data Format Field Encoding.....	58
Table 3.12: Word/Doubleword Data Format Field Encoding.....	58
Table 3.13: Data Format and Element Index Field Encoding .....	58
Table 3.14: Data Format and Bit Index Field Encoding .....	58
Table 3.15: Symbols Used in the Instruction Encoding Tables.....	63
Table 3.16: MIPS64 Encoding of the Opcode Field.....	64
Table 3.17: MIPS64 COP1 Encoding of <i>rs</i> Field for MSA Branch Instructions .....	64
Table 3.18: Encoding of MIPS MSA Minor Opcode Field .....	65
Table 3.19: Encoding of Operation Field for MI10 Instruction Formats.....	65
Table 3.20: Encoding of Operation Field for I5 Instruction Format .....	66
Table 3.21: Encoding of Operation Field for I8 Instruction Format .....	67
Table 3.22: Encoding of Operation Field for VEC/2R/2RF Instruction Formats.....	67
Table 3.23: Encoding of Operation Field for 2R Instruction Formats .....	67
Table 3.24: Encoding of Operation Field for 2RF Instruction Formats.....	68
Table 3.25: Encoding of Operation Field for 3R Instruction Format.....	69
Table 3.26: Encoding of Operation Field for ELM Instruction Format .....	70
Table 3.27: Encoding of Operation Field for 3RF Instruction Format.....	71
Table 3.28: Encoding of Operation Field for BIT Instruction Format.....	72
Table 4.1: MSA Integer Arithmetic Instructions.....	74
Table 4.2: MSA Bitwise Instructions .....	75
Table 4.3: MSA Floating-Point Arithmetic Instructions .....	76
Table 4.4: MSA Floating-Point Non Arithmetic Instructions .....	77
Table 4.5: MSA Floating-Point Compare Instructions .....	77
Table 4.6: MSA Floating-Point Conversion Instructions .....	78
Table 4.7: MSA Fixed-Point Instructions.....	78
Table 4.8: MSA Branch and Compare Instructions.....	78
Table 4.9: MSA Load/Store and Move Instructions .....	79
Table 4.10: MSA Element Permute Instructions .....	79
Table 4.11: Base Architecture Instructions .....	79
Table A.1: Physical-to-Thread Context Vector Register Mapping (Hardware Internal).....	321
Table A.2: Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal) .....	322
Table A.3: Context Mapping Table (OS Internal) .....	322
Table A.4: Register Usage Table (OS Internal) .....	323
Table A.5: Updated Context Mapping Table (OS Internal) .....	323
Table A.6: Updated Register Usage Table (OS Internal).....	324

## About This Book

The MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS64® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS64™ Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS64® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS64™ instruction set
- Volume III describes the MIPS64® and microMIPS64™ Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e™ Application-Specific Extension to the MIPS64® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX™ Application-Specific Extension to the MIPS64® Architecture and microMIPS64™. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS® Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture and is not applicable to the MIPS64® document set nor the microMIPS64™ document set.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

### 1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and `courier` fonts in this book.

### 1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits, fields, registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as *cached* and *uncached*

### 1.1.2 Bold Text

- represents a term that is being **defined**
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize **UNPREDICTABLE** and **UNDEFINED** behavior, as defined below.

### 1.1.3 Courier Text

*Courier* fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

## 1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

### 1.2.1 UNPREDICTABLE

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

**UNPREDICTABLE** results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- **UNPREDICTABLE** operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, **UNPREDICTABLE** operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process

- **UNPREDICTABLE** operations must not halt or hang the processor

## 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

- **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

## 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

- Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

# 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in [Table 1.1](#).

**Table 1.1 Symbols Used in Instruction Operation Statements**

Symbol	Meaning
$\leftarrow$	Assignment
$=, \neq$	Tests for equality and inequality
$\parallel$	Bit string concatenation
$x^y$	A $y$ -bit string formed by $y$ copies of the single-bit value $x$
$b\#n$	A constant value $n$ in base $b$ . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
0bn	A constant value $n$ in base 2. For instance 0b100 represents the binary value 100 (decimal 4).
0xn	A constant value $n$ in base 16. For instance 0x100 represents the hexadecimal value 100 (decimal 256).
$x_{y \dots z}$	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.
$+, -$	2's complement or floating point arithmetic: addition, subtraction

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)**

<b>Symbol</b>	<b>Meaning</b>
$*$ , $\infty$	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
$\leq$	2's complement less-than or equal comparison
$\geq$	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
not	Bitwise inversion
$\&\&$	Logical (non-Bitwise) AND
$<<$	Logical Shift left (shift in zeros at right-hand-side)
$>>$	Logical Shift right (shift in zeros at left-hand-side)
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
<i>GPR[x]</i>	CPU general-purpose register <i>x</i> . The content of <i>GPR[0]</i> is always zero. In Release 2 of the Architecture, <i>GPR[x]</i> is a short-hand notation for <i>SGPR[SRSCtl<sub>CSS</sub>, x]</i> .
<i>SGPR[s,x]</i>	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. <i>SGPR[s,x]</i> refers to GPR set <i>s</i> , register <i>x</i> .
<i>FPR[x]</i>	Floating Point operand register <i>x</i>
<i>FCC/CC</i>	Floating Point condition code CC. <i>FCC[0]</i> has the same value as <i>COC[1]</i> .
<i>FPR[x]</i>	Floating Point (Coprocessor unit 1), general register <i>x</i>
<i>CPR[z,x,s]</i>	Coprocessor unit <i>z</i> , general register <i>x</i> , select <i>s</i>
<i>CP2CPR[x]</i>	Coprocessor unit 2, general register <i>x</i>
<i>CCR[z,x]</i>	Coprocessor unit <i>z</i> , control register <i>x</i>
<i>CP2CCR[x]</i>	Coprocessor unit 2, control register <i>x</i>
<i>COC[z]</i>	Coprocessor unit <i>z</i> condition signal
<i>Xlat[x]</i>	Translation of the MIPS16e GPR number <i>x</i> into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 → Little-Endian, 1 → Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions (0 → Little-Endian, 1 → Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as ( <i>SR<sub>RE</sub></i> and User mode).

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)**

Symbol	Meaning						
<i>LLbit</i>	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.						
<b>I:</b> , <b>I+n:</b> , <b>I-n:</b>	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to “execute.” Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of <b>I</b> . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction <b>I</b> , in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled <b>I+1</b> . The effect of pseudocode statements for the current instruction labelled <b>I+1</b> appears to occur “at the same time” as the effect of pseudocode statements labeled <b>I</b> for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur “at the same time,” there is no defined order. Programs must not depend on a particular order of evaluation between such sections.						
<b>PC</b>	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <b>PC</b> during an instruction time. If no value is assigned to <b>PC</b> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <b>PC</b> during the instruction time of the instruction in the branch delay slot. In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The PC value contains a full 64-bit address all of which are significant during a memory reference.						
<b>ISA Mode</b>	In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the <i>ISA Mode</i> is a single-bit register that determines in which mode the processor is executing, as follows: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Encoding</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>The processor is executing 32-bit MIPS instructions</td> </tr> <tr> <td>1</td> <td>The processor is executing MIIPS16e or microMIPS instructions</td> </tr> </tbody> </table> In the MIPS Architecture, the ISA Mode value is only visible indirectly, such as when the processor stores a combined value of the upper bits of PC and the ISA Mode into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception.	Encoding	Meaning	0	The processor is executing 32-bit MIPS instructions	1	The processor is executing MIIPS16e or microMIPS instructions
Encoding	Meaning						
0	The processor is executing 32-bit MIPS instructions						
1	The processor is executing MIIPS16e or microMIPS instructions						
<b>PABITS</b>	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{\text{PABITS}} = 2^{36}$ bytes.						
<b>SEGBITS</b>	The number of virtual address bits implemented in a segment of the address space is represented by the symbol SEGBITS. As such, if 40 virtual address bits are implemented in a segment, the size of the segment is $2^{\text{SEGBITS}} = 2^{40}$ bytes.						

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)**

<b>Symbol</b>	<b>Meaning</b>
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and optionally in MIPS32 Release2 and MIPSr3) the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.  In MIPS32 Release 1 implementations, <b>FP32RegistersMode</b> is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> register.
InstructionInBranchDelaySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(exception, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

## 1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: <http://www.mips.com>

For comments or questions on the MIPS64® Architecture or this document, send Email to [support@mips.com](mailto:support@mips.com).

## Guide to the Instruction Set


This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

### 2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- “Instruction Fields” on page 19
- “Instruction Descriptive Name and Mnemonic” on page 20
- “Format Field” on page 20
- “Purpose Field” on page 21
- “Description Field” on page 21
- “Restrictions Field” on page 21
- “Operation Field” on page 22
- “Exceptions Field” on page 22
- “Programming Notes and Implementation Notes Fields” on page 23

Figure 2.1 Example of Instruction Description



### 2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

**Figure 2.2 Example of Instruction Fields**

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL 000000	rs	rt	rd	0 00000	ADD 100000	
6	5	5	5	5	6	

### 2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

**Figure 2.3 Example of Instruction Descriptive Name and Mnemonic**

Add Word	ADD
----------	-----

### 2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see [C.cond fmt](#)). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

**Figure 2.4 Example of Instruction Format**

<b>Format:</b>	ADD fd,rs,rt	MIPS32
----------------	--------------	--------

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example “MIPS32” is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the [ADD fmt](#) instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see [C.cond\(fmt\)](#)). These comments are not a part of the assembler format.

### 2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

**Figure 2.5 Example of Instruction Purpose**

**Purpose:** Add Word

To add 32-bit integers. If an overflow occurs, then trap.

### 2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

**Figure 2.6 Example of Instruction Description**

**Description:**  $\text{GPR}[rd] \leftarrow \text{GPR}[rs] + \text{GPR}[rt]$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is signed-extended and placed into GPR *rd*.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. “GPR *rt*” is CPU general-purpose register specified by the instruction field *rt*. “FPR *fs*” is the floating point operand register specified by the instruction field *fs*. “CP1 register *fd*” is the coprocessor 1 general register specified by the instruction field *fd*. “FCSR” is the floating point *Control / Status* register.

### 2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point [ADD fmt](#))
- ALIGNMENT requirements for memory addresses (for example, see [LW](#))
- Valid values of operands (for example, see [DADD](#))
- Valid operand formats (for example, see floating point [ADD\(fmt\)](#))

- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see [MUL](#)).
- Valid memory access types (for example, see [LL/SC](#))

**Figure 2.7 Example of Instruction Restrictions****Restrictions:**

If either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits  $_{63..31}$  equal), then the result of the operation is UNPREDICTABLE.

**2.1.7 Operation Field**

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

**Figure 2.8 Example of Instruction Operation****Operation:**

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp ← (GPR[rs]31 || GPR[rs]31..0) + (GPR[rt]31 || GPR[rt]31..0)
if temp32 ≠ temp31 then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← sign_extend(temp31..0)
endif

```

See [2.2 “Operation Section Notation and Functions” on page 23](#) for more information on the formal notation used here.

**2.1.8 Exceptions Field**

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

**Figure 2.9 Example of Instruction Exception****Exceptions:**

Integer Overflow

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

### 2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

**Figure 2.10 Example of Instruction Programming Notes**

**Programming Notes:**

ADDU performs the same arithmetic operation but does not trap on overflow.

## 2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- “[Instruction Execution Ordering](#)” on page 23
- “[Pseudocode Functions](#)” on page 23

### 2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

### 2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- “[Coprocessor General Register Access Functions](#)” on page 23
- “[Memory Operation Functions](#)” on page 25
- “[Floating Point Functions](#)” on page 28
- “[Miscellaneous Functions](#)” on page 31

#### 2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

***COP\_LW***

The COP\_LW function defines the action taken by coprocessor *z* when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

**Figure 2.11 COP\_LW Pseudocode Function**

```
COP_LW (z, rt, memword)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    memword: A 32-bit word value supplied to the coprocessor

    /* Coprocessor-dependent action */

endfunction COP_LW
```

***COP\_LD***

The COP\_LD function defines the action taken by coprocessor *z* when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

**Figure 2.12 COP\_LD Pseudocode Function**

```
COP_LD (z, rt, memdouble)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    memdouble: 64-bit doubleword value supplied to the coprocessor.

    /* Coprocessor-dependent action */

endfunction COP_LD
```

***COP\_SW***

The COP\_SW function defines the action taken by coprocessor *z* to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register *rt*.

**Figure 2.13 COP\_SW Pseudocode Function**

```
dataword ← COP_SW (z, rt)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    dataword: 32-bit word value

    /* Coprocessor-dependent action */

endfunction COP_SW
```

***COP\_SD***

The COP\_SD function defines the action taken by coprocessor *z* to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register *rt*.

**Figure 2.14 COP\_SD Pseudocode Function**

```

datadouble ← COP_SD (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  datadouble: 64-bit doubleword value

  /* Coprocessor-dependent action */

endfunction COP_SD

```

**CoprocessorOperation**

The CoprocessorOperation function performs the specified Coprocessor operation.

**Figure 2.15 CoprocessorOperation Pseudocode Function**

```

CoprocessorOperation (z, cop_fun)

  /* z:          Coprocessor unit number */
  /* cop_fun:    Coprocessor function from function field of instruction */

  /* Transmit the cop_fun value to coprocessor z */

endfunction CoprocessorOperation

```

**2.2.2.2 Memory Operation Functions**

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in [Table 2.1](#). The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

**AddressTranslation**

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

**Figure 2.16 AddressTranslation Pseudocode Function**

```

(pAddr, CCA) ← AddressTranslation (vAddr, IorD, Lors)

  /* pAddr: physical address */
  /* CCA:   Cacheability&Coherency Attribute, the method used to access caches*/

```

```

/* and memory and resolve the reference */

/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* Lors: Indicates whether access is for LOAD or STORE */

/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */

endfunction AddressTranslation

```

### **LoadMemory**

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (*CCA*) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

**Figure 2.17 LoadMemory Pseudocode Function**

```

MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)

/* MemElem: Data is returned in a fixed width with a natural alignment. The */
/* width is the same size as the CPU general-purpose register, */
/* 32 or 64 bits, aligned on a 32- or 64-bit boundary, */
/* respectively. */
/* CCA: Cacheability&CoherencyAttribute=method used to access caches */
/* and memory and resolve the reference */

/* AccessLength: Length, in bytes, of access */
/* pAddr: physical address */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for Instructions or Data */

endfunction LoadMemory

```

### **StoreMemory**

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

**Figure 2.18 StoreMemory Pseudocode Function**

```
StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)
```

```

/* CCA: Cacheability&Coherency Attribute, the method used to access */
/*           caches and memory and resolve the reference. */
/* AccessLength: Length, in bytes, of access */
/* MemElem: Data in the width and alignment of a memory element. */
/*           The width is the same size as the CPU general */
/*           purpose register, either 4 or 8 bytes, */
/*           aligned on a 4- or 8-byte boundary. For a */
/*           partial-memory-element store, only the bytes that will be */
/*           stored must be valid.*/
/* pAddr: physical address */
/* vAddr: virtual address */

endfunction StoreMemory

```

**Prefetch**

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

**Figure 2.19 Prefetch Pseudocode Function**

```

Prefetch (CCA, pAddr, vAddr, DATA, hint)

/* CCA: Cacheability&Coherency Attribute, the method used to access */
/*           caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */

endfunction Prefetch

```

Table 2.1 lists the data access lengths and their labels for loads and stores.

**Table 2.1 AccessLength Specifications for Loads/Stores**

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

**SyncOperation**

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

**Figure 2.20 SyncOperation Pseudocode Function**

```
SyncOperation(stype)

/* stype: Type of load/store ordering to perform. */

/* Perform implementation-dependent operation to complete the */
/* required synchronization operation */

endfunction SyncOperation
```

### 2.2.2.3 Floating Point Functions

The pseudocode shown below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

#### **ValueFPR**

The ValueFPR function returns a formatted value from the floating point registers.

**Figure 2.21 ValueFPR Pseudocode Function**

```
value ← ValueFPR(fpr, fmt)

/* value: The formatted value from the FPR */

/* fpr: The FPR number */
/* fmt: The format of the data, one of: */
/*      S, D, W, L, PS, */
/*      OB, QH, */
/*      UNINTERPRETED_WORD, */
/*      UNINTERPRETED_DOUBLEWORD */
/* The UNINTERPRETED values are used to indicate that the datatype */
/* is not known as, for example, in SWC1 and SDC1 */

case fmt of
    S, W, UNINTERPRETED_WORD:
        valueFPR ← UNPREDICTABLE32 || FPR[fpr]31..0

    D, UNINTERPRETED_DOUBLEWORD:
        if (FP32RegistersMode = 0)
            if (fpr0 ≠ 0) then
                valueFPR ← UNPREDICTABLE
            else
                valueFPR ← FPR[fpr+1]31..0 || FPR[fpr]31..0
            endif
        else
            valueFPR ← FPR[fpr]
        endif

    L, PS, OB, QH:
        if (FP32RegistersMode = 0) then
            valueFPR ← UNPREDICTABLE
```

```

        else
            valueFPR ← FPR[fpr]
        endif

        DEFAULT:
        valueFPR ← UNPREDICTABLE

    endcase
endfunction ValueFPR

```

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

### **StoreFPR**

**Figure 2.22 StoreFPR Pseudocode Function**

```

StoreFPR (fpr, fmt, value)

/* fpr: The FPR number */
/* fmt: The format of the data, one of: */
/*      S, D, W, L, PS, */
/*      OB, QH, */
/*      UNINTERPRETED_WORD, */
/*      UNINTERPRETED_DOUBLEWORD */
/* value: The formatted value to be stored into the FPR */

/* The UNINTERPRETED values are used to indicate that the datatype */
/* is not known as, for example, in LWC1 and LDC1 */

case fmt of
    S, W, UNINTERPRETED_WORD:
        FPR[fpr] ← UNPREDICTABLE32 || value31..0

    D, UNINTERPRETED_DOUBLEWORD:
        if (FP32RegistersMode = 0)
            if (fpr0 ≠ 0) then
                UNPREDICTABLE
            else
                FPR[fpr] ← UNPREDICTABLE32 || value31..0
                FPR[fpr+1] ← UNPREDICTABLE32 || value63..32
            endif
        else
            FPR[fpr] ← value
        endif

    L, PS, OB, QH:
        if (FP32RegistersMode = 0) then
            UNPREDICTABLE
        else
            FPR[fpr] ← value
        endif

endcase

```

```
endfunction StoreFPR
```

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

### ***CheckFPEException***

**Figure 2.23 CheckFPEException Pseudocode Function**

```
CheckFPEException()

/* A floating point exception is signaled if the E bit of the Cause field is a 1 */
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 */

if ( (FCSR17 = 1) or
      ((FCSR16..12 and FCSR11..7) ≠ 0)) ) then
    SignalException(FloatingPointException)
endif

endfunction CheckFPEException
```

### ***FPCConditionCode***

The FPCConditionCode function returns the value of a specific floating point condition code.

**Figure 2.24 FPCConditionCode Pseudocode Function**

```
tf ← FPCConditionCode(cc)

/* tf: The value of the specified condition code */

/* cc: The Condition code number in the range 0..7 */

if cc = 0 then
    FPCConditionCode ← FCSR23
else
    FPCConditionCode ← FCSR24+cc
endif

endfunction FPCConditionCode
```

### ***SetFPCConditionCode***

The SetFPCConditionCode function writes a new value to a specific floating point condition code.

**Figure 2.25 SetFPCConditionCode Pseudocode Function**

```
SetFPCConditionCode(cc, tf)
if cc = 0 then
    FCSR ← FCSR31..24 || tf || FCSR22..0
else
    FCSR ← FCSR31..25+cc || tf || FCSR23+cc..0
endif

endfunction SetFPCConditionCode
```

#### 2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

##### **SignalException**

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.26 SignalException Pseudocode Function**

```
SignalException(Exception, argument)

/* Exception:      The exception condition that exists. */
/* argument:       A exception-dependent argument, if any */

endfunction SignalException
```

##### **SignalDebugBreakpointException**

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.27 SignalDebugBreakpointException Pseudocode Function**

```
SignalDebugBreakpointException()

endfunction SignalDebugBreakpointException
```

##### **SignalDebugModeBreakpointException**

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function**

```
SignalDebugModeBreakpointException()

endfunction SignalDebugModeBreakpointException
```

##### **NullifyCurrentInstruction**

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-like instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

**Figure 2.29 NullifyCurrentInstruction PseudoCode Function**

```
NullifyCurrentInstruction()
endfunction NullifyCurrentInstruction
```

***JumpDelaySlot***

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

**Figure 2.30 JumpDelaySlot Pseudocode Function**

```
JumpDelaySlot (vAddr)
/* vAddr:Virtual address */
endfunction JumpDelaySlot
```

***NotWordValue***

The NotWordValue function returns a boolean value that determines whether the 64-bit value contains a valid word (32-bit) value. Such a value has bits 63..32 equal to bit 31.

**Figure 2.31 NotWordValue Pseudocode Function**

```
result ← NotWordValue(value)

/* result:    True if the value is not a correct sign-extended word value; */
/*             False otherwise */

/* value:     A 64-bit register value to be checked */

NotWordValue ← value63..32 ≠ (value31)32

endfunction NotWordValue
```

***PolyMult***

The PolyMult function multiplies two binary polynomial coefficients.

**Figure 2.32 PolyMult Pseudocode Function**

```
PolyMult(x, y)
temp ← 0
for i in 0 .. 31
    if xi = 1 then
        temp ← temp xor (y(31-i)..0 || 0i)
    endif
endfor

PolyMult ← temp

endfunction PolyMult
```

## 2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

## 2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, *rs*=*base* in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See “Op and Function Subfield Notation” on page 33 for a description of the *op* and *function* subfields.

## The MIPS64® SIMD Architecture

The MIPS® SIMD Architecture (MSA) module adds new instructions to the industry-standard MIPS Release 5 (“R5”) architecture that allow efficient parallel processing of vector operations. This functionality is of growing importance across a range of consumer electronics and enterprise applications.

In consumer electronics, while dedicated, non-programmable hardware aids the CPU and GPU by handling heavy-duty multimedia codecs, there is a recognized trend toward adding a software-programmable solution in the CPU to handle emerging applications or a small number of functions not covered by the dedicated hardware. In this way, SIMD can provide increased system flexibility, and the MSA is ideal for these applications.

However, the MSA is not just another multimedia SIMD extension. Rather than focusing on narrowly defined instructions that must have optimized code written manually in assembly language in order to be utilized, the MSA is designed to accelerate compute-intensive applications in conjunction with leveraging generic compiler support.

A wide range of applications – including data mining, feature extraction in video, image and video processing, human-computer interaction, and others – have some built-in data parallelism that lends itself well to SIMD. These compute-intensive software packages will not be written in assembly for any specific architecture, but rather in high-level languages using operations on vector data types.

The MSA module was implemented with strict adherence to RISC (Reduced Instruction Set Computer) design principles. From the beginning, MIPS architects designed the MSA with a carefully selected, simple SIMD instruction set that is not only programmer- and compiler-friendly, but also hardware-efficient in terms of speed, area, and power consumption. The simple instructions are also easy to support within high-level languages, enabling fast and simple development of new code, as well as leverage of existing code.

This chapter describes the purpose and key features of the MIPS64® SIMD Architecture (MSA).

### 3.1 Overview

The MSA complements the well-established MIPS architecture with a set of more than 150 new instructions operating on 32 vector registers of 8-, 16-, 32-, and 64-bit integer, 16-and 32-bit fixed-point, or 32- and 64-bit floating-point data elements. In the current release, MSA implements 128-bit wide vector registers shared with the 64-bit wide floating-point unit (FPU) registers.

In multi-threaded implementations, MSA allows for fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed, up to the full 32 vector registers set defined by the architecture. When the hardware runs out of physical vector registers, the OS re-schedules the running threads or processes to accommodate the pending requests. The actual mapping of the physical vector registers to the hardware thread contexts is managed by the hardware.

The MSA floating-point implementation is compliant with the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008. All standard operations are provided for 32-bit and 64-bit floating-point data. 16-bit floating-point storage format is supported through conversion instructions to/from 32-bit floating-point data. In the case of a float-

ing-point exception, each faulting vector element is precisely identified without the need for software emulation for all vector elements.

For compare and branch, MSA uses no global condition flags: compare instructions write the results per vector element as all zero or all one bit values. Branch instructions test for zero or not zero element(s) or vector value.

MSA is built on the same principles pioneered by MIPS and its earlier MDMX (MIPS Digital Media eXtension): a simple, yet very efficient instruction set. The opcodes allocated to MDMX are reused for MSA, which means that MDMX is deprecated at the time of the release of MSA.

MSA requires a compliant implementation of the MIPS32 Architecture, Release 5 or later.

## 3.2 MSA Software Detection

The presence of MSA implementation is indicated by the *Config3* MSAP bit (CP0 Register 16, Select 3, bit 28) as shown in [Figure 3-1](#). MSAP bit is fixed by the hardware implementation and is read-only for the software. The software may determine if the MSA is implemented by checking if the MSAP bit is set. Any attempt to execute MSA instructions must cause a Reserved Instruction Exception if the MSAP bit is not set.

**Figure 3-1 Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			MSAP																													

*Config5* MSAEn bit (CP0 Register 16, Select 5, bit 27), shown in [Figure 3-2](#), is used to enable the MSA instructions. Executing a MSA instruction when MSAEn bit is not set causes a MSA Disabled Exception, see [Section 3.5.1 “Handling the MSA Disabled Exception”](#). The reset state of the MSAEn bit is zero.

**Figure 3-2 Config5 (CP0 Register 16, Select 5) MSA Enable Bit**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				MSAEn																												

## 3.3 MSA Vector Registers

The MSA operates on 32 128-bit wide vector registers. If both MSA and the scalar floating-point unit (FPU) are present, the 128-bit MSA vector registers extend and share the 64-bit FPU registers. MSA and FPU can not be both present, unless the FPU has 64-bit floating-point registers.

MSA vector register have four data formats: byte (8-bit), halfword (16-bit), word (32-bit), doubleword (64-bit). Corresponding to the associated data format, a vector register consists of a number of elements indexed from 0 to n,

where the least significant bit of the 0<sup>th</sup> element is the vector register bit 0 and the most significant bit of the n<sup>th</sup> element is the vector register bit 127.

When both FPU and MSA are present, the floating-point registers are mapped on the corresponding MSA vector registers as the 0<sup>th</sup> elements.

### 3.3.1 Registers Layout

[Figure 3-3](#) through [Figure 3-6](#) show the vector register layout for elements of all four data formats where [n] refers to the n<sup>th</sup> vector element and MSB and LSB stand for the element's Most Significant and Least Significant Byte.

**Figure 3-3 MSA Vector Register Byte Elements**

127	120	119	112	111	104	103	96	95	88	87	80	79	72	71	64	63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0	
[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]																	

**Figure 3-4 MSA Vector Register Halfword Elements**

127	112	111	96	95	80	79	64	63	48	47	32	31	16	15	0
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]								

MSB	LSB														
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

**Figure 3-5 MSA Vector Register Word Elements**

127	96	95	64	63	32	31	0
[3]	[2]	[1]	[0]				

MSB			LSB	MSB			LSB	MSB			LSB	MSB		MSB		LSB
-----	--	--	-----	-----	--	--	-----	-----	--	--	-----	-----	--	-----	--	-----

**Figure 3-6 MSA Vector Register Doubleword Elements**

127	64	63	0
[1]			[0]

MSB							LSB	MSB							LSB
-----	--	--	--	--	--	--	-----	-----	--	--	--	--	--	--	-----

The vector register layout for slide instructions SLD and SLDI is a 2-dimensional byte array, with as many rows as bytes in the integer data format. For byte data format, the 1-row array is reduced to the vector shown in [Figure 3-3](#). For halfword, the byte array has 2 rows ([Figure 3-7](#)), there are 4 rows for word ([Figure 3-8](#)), and 8 rows ([Figure 3-9](#)) for doubleword data format.

**Figure 3-7 MSA Vector Register as 2-Row Byte Array**

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]								
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]								

**Figure 3-8 MSA Vector Register as 4-Row Byte Array**

31	24	23	16	15	8	7	0
[15]	[14]	[13]	[12]				
[11]	[10]	[9]	[8]				
[7]	[6]	[5]	[4]				
[3]	[2]	[1]	[0]				

**Figure 3-9 MSA Vector Register as 8-Row Byte Array**

15	8	7	0
[15]	[14]		
[13]	[12]		
[11]	[10]		
[9]	[8]		
[7]	[6]		
[5]	[4]		
[3]	[2]		
[1]	[0]		

MSA vectors are stored in memory starting from the 0<sup>th</sup> element at the lowest byte address. The byte order of each element follows the big- or little-endian convention as indicated by the BE bit in the CP0 *Config* register (CP0 Register 16, Select 0, bit 15). For example, [Table 3.1](#) shows the memory representation for a MSA vector consisting of word elements in both big- and little-endian mode.

**Table 3.1 Word Vector Memory Representation**

Word Vector Element		Little-Endian Byte Address Offset	Big-Endian Byte Address Offset
Word [0]	Byte [0] / LSB	0	3
	Byte [1]	1	2
	Byte [2]	2	1
	Byte [3] / MSB	3	0
Word [1]	Byte [0] / LSB	4	7
	Byte [1]	5	6
	Byte [2]	6	5
	Byte [3] / MSB	7	4
Word [2]	Byte [0] / LSB	8	11
	Byte [1]	9	10
	Byte [2]	10	9
	Byte [3] / MSB	11	8
Word [3]	Byte [0] / LSB	12	15
	Byte [1]	13	14
	Byte [2]	14	13
	Byte [3] / MSB	15	12

### 3.3.2 Floating-Point Registers Mapping

The scalar floating-point unit (FPU) registers are mapped on the MSA vector registers. To facilitate register data sharing between scalar floating-point instructions and vector instructions, the FPU is required to use 64-bit floating-point registers operating in 64-bit mode. More specifically:

- If MSA and FPU are both present, then the FPU must implement 64-bit floating point registers, i.e. bits  $Config3_{MSAP}$  and  $FIR_{F64}$  (CP1 Control Register 0, bit 22) are set.
- If MSA and FPU are both present, then the FPU must be compliant with the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the read-only bits  $FCSR_{NAN2008}$  and  $FCSR_{ABS2008}$  (CP1 Control Register 31, bits 18 and 19) are set.
- MSA instructions are not enabled while the FPU (Coprocessor 1) is usable and operates in 32-bit mode. i.e. bit  $Status_{CU1}$  (CP Register 12, Select 0, bit 29) is set and bit  $Status_{FR}$  (CP Register 12, Select 0, bit 26) is not set. Any attempt to execute MSA instructions with  $Status_{CU1}$  set and  $Status_{FR}$  clear will generate the Reserved Instruction exception.

When  $Status_{FR}$  is set, the read and write operations for the FPU/MSA mapped floating-point registers are defined as follows:

- A read operation from the floating-point register  $r$ , where  $r = 0, \dots, 31$ , returns the value of the element with index 0 in the vector register  $r$ . The element's format is word for 32-bit (single precision floating-point) read or double for 64-bit (double precision floating-point) read.
- A 32-bit read operation from the high part of the floating-point register  $r$ , where  $r = 0, \dots, 31$ , returns the value of the word element with index 1 in the vector register  $r$ .
- A write operation of value  $V$  to the floating-point register  $r$ , where  $r = 0, \dots, 31$ , writes  $V$  to the element with index 0 in the vector register  $r$  and all remaining elements are **UNPREDICTABLE**. [Figure 3-10](#) and [Figure 3-11](#) show the vector register  $r$  after writing a 32-bit (single precision floating-point) and a 64-bit (double precision floating-point) value  $V$  to the floating-point register  $r$ .
- A 32-bit write operation of value  $V$  to the high part of the floating-point register  $r$ , where  $r = 0, \dots, 31$ , writes  $V$  to the word element with index 1 in the vector register  $r$ , **preserves** word element 0, and all remaining elements are **UNPREDICTABLE**. [Figure 3-12](#) shows the vector register  $r$  after writing a 32-bit value  $V$  to the floating-point register  $r$ .

Changing the  $Status_{FR}$  value renders all floating-point and vector registers **UNPREDICTABLE**.

**Figure 3-10 FPU Word Write Effect on the MSA Vector Register ( $Status_{FR}$  set)**

127	96 95	64 63	32 31	0
UNPREDICTABLE	UNPREDICTABLE	UNPREDICTABLE	Word value $V$	

**Figure 3-11 FPU Doubleword Write Effect on the MSA Vector Register ( $Status_{FR}$  set)**

127	64 63	0
UNPREDICTABLE	Doubleword value $V$	

**Figure 3-12 FPU High Word Write Effect on the MSA Vector Register ( $Status_{FR}$  set)**

127	96 95	64 63	32 31	0
UNPREDICTABLE	UNPREDICTABLE	Word value $V$	Unchanged	

## 3.4 MSA Control Registers

The control registers are used to record and manage the MSA state and resources. Two dedicated instructions are provided for this purpose: CFCMSA (Copy From Control MSA register) and CTCMSA (Copy To Control MSA register). The only information residing outside the MSA control registers is the implementation bit  $Config3_{MSAP}$  and the

enable bit  $Config5_{MSAEn}$  discussed in [Section 3.2 “MSA Software Detection”](#).

There are 8 MSA control registers. See [Table 3.2](#) for a summary and the following sections for the complete description.

**Table 3.2 MSA Control Registers**

Name	Index	Access Mode		Read/Write	Description
		$MSAIR_{WRP} = 1$	$MSAIR_{WRP} = 0$		
MSAIR	0	User mode accessible, not privileged		Read Only	Implementation
MSACSR	1	User mode accessible, not privileged		Read/Write	Control and status
MSAAccess	2	Privileged	Reserved	Read Only	Available vector registers mask
MSASave	3	Privileged	Reserved	Read/Write	Saved vector registers mask
MSAModify	4	Privileged	Reserved	Read/Write	Modified (written) vector registers mask
MSARequest	5	Privileged	Reserved	Read Only	Requested vector registers mask
MSAMap	6	Privileged	Reserved	Read/Write	Mapping vector register index
MSAUnmap	7	Privileged	Reserved	Read/Write	Unmapping vector register index

### 3.4.1 MSA Implementation Register (MSAIR, MSA Control Register 0)


**Compliance Level:** Required if MSA is implemented

**Access Mode:** Not privileged, user mode accessible

The MSA Implementation Register (**MSAIR**) is a 32-bit read-only register that contains information specifying the identification of MSA. [Figure 3-13](#) shows the format of the **MSAIR**; [Figure 3-14](#) describes the **MSAIR** fields.

The software can read the **MSAIR** using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, all thread contexts share one **MSAIR** register instance.

**Figure 3-13 MSAIR Register Format**



**Figure 3-14 MSAIR Register Field Descriptions**

Fields		Description	Read/ Write	Reset State	Compliance						
Name	Bits										
0	31:17	Reserved for future use; reads as zero and must be written as zero.	R0	0	Reserved						
WRP	16	Vector Registers Partitioning. Using vector registers partitioning MSA allows for multithreaded implementations with fewer than 32 physical vector registers per hardware thread context.	R	Preset	Required						
		<table border="1"> <thead> <tr> <th>Encoding</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Vector registers partitioning not implemented.</td> </tr> <tr> <td>1</td> <td>Vector registers partitioning implemented.</td> </tr> </tbody> </table>	Encoding	Meaning	0	Vector registers partitioning not implemented.	1	Vector registers partitioning implemented.			
Encoding	Meaning										
0	Vector registers partitioning not implemented.										
1	Vector registers partitioning implemented.										
ProcID	15:8	Processor ID number	R	Preset	Required						
Rev	7:0	Revision number	R	Preset	Required						

### 3.4.2 MSA Control and Status Register (MSACSR, MSA Control Register 1)


**Compliance Level:** Required if MSA is implemented

**Access Mode:** Not privileged, user mode accessible

The MSA Control and Status Register (**MSACSR**) is a 32-bit read/write register that controls the operation of the MSA unit. [Figure 3-15](#) shows the format of the **MSACSR**; [Figure 3-16](#) describes the **MSACSR** fields.

The software can read and write the **MSACSR** using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own **MSACSR** register instance.

Floating Point Control and Status Register (**FCSR**, CP1 Control Register 31) and MSA Control and Status Register (**MSACSR**) are closely related in their purpose. However, each serves a different functional unit and can exist independently of the other.

**Figure 3-15 MSACSR Register Format**

**Figure 3-16 MSACSR Register Field Descriptions**

Fields		Description	Read/ Write	Reset State	Compliance						
Name	Bits										
0	31:25	Reserved for future use; reads as zero and must be written as zero.	R0	0	Reserved						
FS	24	<p>Flush to zero. If not implemented, reads as zero and writes are ignored.</p> <p>Every input subnormal value and tiny non-zero result is replaced with zero of the same sign. See <a href="#">Section 3.5.4 “Flush to Zero and Exception Signaling”</a>.</p> <table border="1"> <thead> <tr> <th>Encoding</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Input subnormal values and tiny non-zero results are not altered. Unimplemented Operation Exception may be signaled as needed.</td> </tr> <tr> <td>1</td> <td>Replace every input subnormal value and tiny non-zero result with zero of the same sign. No Unimplemented Operation Exception is signaled.</td> </tr> </tbody> </table>	Encoding	Meaning	0	Input subnormal values and tiny non-zero results are not altered. Unimplemented Operation Exception may be signaled as needed.	1	Replace every input subnormal value and tiny non-zero result with zero of the same sign. No Unimplemented Operation Exception is signaled.	R/W	0	Optional
Encoding	Meaning										
0	Input subnormal values and tiny non-zero results are not altered. Unimplemented Operation Exception may be signaled as needed.										
1	Replace every input subnormal value and tiny non-zero result with zero of the same sign. No Unimplemented Operation Exception is signaled.										
0	23	Reserved for future use; reads as zero and must be written as zero.	R0	0	Reserved						
Impl	22:21	Available to control implementation dependent features.	R/W	Undefined	Optional						
0	20:19	Reserved for future use; reads as zero and must be written as zero.	R0	0	Reserved						

Fields		Description	Read/ Write	Reset State	Compliance						
Name	Bits										
NX	18	<p>Non-trapping floating point exception mode. In normal exception mode, the destination register is not written and the floating point exceptions set the Cause bits and trap.</p> <p>In non-trapping exception mode, the operations which would normally signal floating point exceptions do not write the Cause bits and do not trap. All the destination register's elements are set either to the calculated results or, if the operation would normally signal an exception, to signaling NaN values (see <a href="#">Section 3.5.2 “Handling the MSA Floating Point Exception”</a>) with the least significant 6 bits recording the specific exception type detected for that element in the same format as the Cause field. The Flags bits are updated for all floating-point operation with an IEEE exception condition that does not result in a MSA floating point exception (i.e., the Enable bit is off).</p> <table border="1"> <thead> <tr> <th>Encoding</th><th>Meaning</th></tr> </thead> <tbody> <tr> <td>0</td><td>Normal exception mode</td></tr> <tr> <td>1</td><td>Non-trapping exception mode</td></tr> </tbody> </table>	Encoding	Meaning	0	Normal exception mode	1	Non-trapping exception mode	R/W	0	Required for floating-point
Encoding	Meaning										
0	Normal exception mode										
1	Non-trapping exception mode										
Cause	17:12	<p>Cause bits. These bits indicate the IEEE exception conditions that arise during the execution of all operations in a vector floating-point instruction. A bit is set to 1 if the corresponding exception condition arises during the execution of any operation in the vector floating-point instruction and is set to 0 otherwise. The exception conditions caused by the preceding vector floating-point instruction can be determined by reading the Cause field.</p> <p>Refer to <a href="#">Table 3.3</a> for the meaning of each bit.</p>	R/W	Undefined	Required for floating-point						
Enable	11:7	<p>Enable bits. These bits control whether or not a exception is taken when an IEEE exception condition arises for any of the five conditions. The exception is taken when both an Enable bit and the corresponding Cause bit are set either during the execution of any operation in vector floating-point instruction or by moving a value to MSACSR or one of its alternative representations. Note that Cause bit E (Unimplemented Operation) has no corresponding Enable bit; the non-IEEE Unimplemented Operation Exception is defined by MIPS as always enabled.</p> <p>Refer to <a href="#">Table 3.3</a> for the meaning of each bit.</p>	R/W	Undefined	Required for floating-point						

Fields		Description	Read/ Write	Reset State	Compliance
Name	Bits				
Flags	6:2	Flag bits. This field shows any exception conditions that have occurred for all operations in the vector floating-point instructions completed since the flag was last reset by software. When a floating-point operation raises an IEEE exception condition that does not result in a MSA floating point exception (i.e., the Enable bit is off), the corresponding bit(s) in the Flags field are set, while the others remain unchanged. Arithmetic operations that result in a floating point exception (i.e., the Enable bit is on) do not update the Flags bits. This field is never reset by hardware and must be explicitly reset by software. Refer to <a href="#">Table 3.3</a> for the meaning of each bit.	R/W	Undefined	Required for floating-point
RM	1:0	Rounding Mode. This field indicates the rounding mode used for most floating point operations (some operations use a specific rounding mode). Refer to <a href="#">Table 3.4</a> for the meaning of the encodings of this field.	R/W	0	Required for floating-point

**Table 3.3 Cause, Enable, and Flag Bit Definitions**

Bit Name	Bit Meaning
E	Unimplemented Operation. This bit exists only in the Cause field.
V	Invalid Operation. The Invalid Operation Exception is signaled if and only if there is no usefully definable result. In these cases the operands are invalid for the operation to be performed. Under default exception handling, i.e. when the Invalid Operation Exception is not enabled, the default floating-point result is a quiet NaN (see <a href="#">Table 3.6</a> ).
Z	Divide by Zero. The Divide by Zero Exception is signaled if and only if an exact infinite result is defined for an operation on finite operands. Under default exception handling, i.e. when the Divide by Zero Exception is not enabled, the default result is an infinity correctly signed according to the operation (see <a href="#">Table 3.6</a> ).
O	Overflow. The Overflow Exception is signaled if and only if the destination format's largest finite number is exceeded in magnitude by what would have been the rounded floating-point result were the exponent range unbounded. Under default exception handling, i.e. when the Overflow Exception is not enabled, the overflowed rounded result (see <a href="#">Table 3.6</a> ) is delivered to the destination. In addition, the Inexact bit in the Cause field is set.

**Table 3.3 Cause, Enable, and Flag Bit Definitions**

Bit Name	Bit Meaning
U	<p>Underflow.</p> <p>If enabled, the Underflow Exception is signaled when a tiny non-zero result is detected after rounding regardless of whether the rounded result is exact or inexact.</p> <p>Under default exception handling, i.e. when the Underflow Exception is not enabled, the rounded result (see <a href="#">Table 3.6</a>) is delivered to the destination and:</p> <ul style="list-style-type: none"> <li>• If the rounded result is inexact, the Inexact bit in the Cause field is set.</li> <li>• If the rounded result is exact, no bit in the Flags field is set. Such an underflow condition has no observable effect under default handling.</li> </ul>
I	<p>Inexact.</p> <p>Unless stated otherwise, if the rounded result of an operation is inexact -- that is, it differs from what would have been computed were both exponent range and precision unbounded -- then the Inexact Exception is signaled.</p> <p>Under default exception handling, i.e. when the Inexact Exception is not enabled, the rounded result is delivered to the destination (see <a href="#">Table 3.6</a>).</p>

**Table 3.4 Rounding Modes Definitions**

RM Field Encoding	Meaning
0	<p>Round to nearest / ties to even.</p> <p>Rounds the result to the nearest representable value. When two representable values are equally near, the result is rounded to the value whose least significant bit is zero (that is, even)</p>
1	<p>Round toward zero.</p> <p>Rounds the result to the value closest to but not greater in magnitude than the result.</p>
2	<p>Round towards positive / plus infinity.</p> <p>Rounds the result to the value closest to but not less than the result.</p>
3	<p>Round towards negative / minus infinity.</p> <p>Rounds the result to the value closest to but not greater than the result.</p>

### 3.4.3 MSA Access Register (MSAAcces, MSA Control Register 2)

**Compliance Level:** Required for vector registers partitioning (i.e.  $MSAIR_{WRP}$  set), otherwise Reserved  
**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Access register (**MSAAcces**) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers W0, ..., W31 are available to the software. [Figure 3-17](#) shows the format of the **MSAAcces**. Vector register  $W_n$ , where  $n = 0, \dots, 31$ , is available and can be used only if  $MSAAcces_{Wn}$  bit is set. The reset state of the MSA Access register is zero.

The software can read the **MSAAcces** using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own **MSAAcces** register instance.

To get access to vector register  $W_n$ ,  $n = 0, \dots, 31$ , the software writes  $n$  to *MSAMap*.  $W_n$  is mapped to an available physical register and  $MSAAccess_{Wn}$  is set. To free up an already mapped vector register  $W_n$ , the software writes  $n$  to *MSAUnmap*.  $W_n$  is unmapped and  $MSAAccess_{Wn}$  cleared.

The total number of vector registers mapped at any time can not exceed the number of physical registers implemented.

**Figure 3-17 MSAAcces Register Format**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

#### 3.4.4 MSA Save Register (MSASave, MSA Control Register 3)

**Compliance Level:** Required for vector registers partitioning (i.e.  $MSAIR_{WRP}$  set), otherwise Reserved

**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Save register (*MSASave*) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers  $W_0, \dots, W_{31}$  have not been saved after a software context switch. Figure 3-18 shows the format of the *MSASave*. The reset state of the MSA Save register is zero.

The software can read and write the *MSASave* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSASave* register instance.

If both bit  $MSAAcces_{Wn}$  and bit  $MSASave_{Wn}$  are set, where  $n = 0, \dots, 31$ , then register  $W_n$  has to be saved on behalf of the previous software context and restored with the value corresponding to the current context.

**Figure 3-18 MSASave Register Format**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

#### 3.4.5 MSA Modify Register (MSAModify, MSA Control Register 4)

**Compliance Level:** Required for vector registers partitioning (i.e.  $MSAIR_{WRP}$  set), otherwise Reserved

**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Modify register (*MSAModify*) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers  $W_0, \dots, W_{31}$  have been modified (written). Figure 3-13 shows the format of the *MSAModify*. The reset state of the MSA Modify register is zero.

The software can read and write the *MSAModify* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAModify* register instance.

*MSAModify* is updated by the hardware when the execution of each MSA or FPU instruction completes. The update is a logical *or* operation, i.e. hardware updates never clear any bits in *MSAModify* register.

If bit  $MSAModify_{Wn}$  is set, where  $n = 0, \dots, 31$ , then the software has been granted access to and has modified register  $W_n$  since the last time the software cleared bit  $n$ .

**Figure 3-19 MSAModify Register Format**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W 31	W 30	W 29	W 28	W 27	W 26	W 25	W 24	W 23	W 22	W 21	W 20	W 19	W 18	W 17	W 16	W 15	W 14	W 13	W 12	W 11	W 10	W 9	W 8	W 7	W 6	W 5	W 4	W 3	W 2	W 1	W 0

### 3.4.6 MSA Request Register (MSAResquest, MSA Control Register 5)

**Compliance Level:** Required for vector registers partitioning (i.e.  $MSAIR_{WRP}$  set), otherwise Reserved

**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Request register (*MSAResquest*) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers  $W_0, \dots, W_{31}$  the current MSA or FPU instruction has requested access to but are not yet available, i.e.  $MSAAcces_{Wn}$  is clear, or are not yet saved, i.e.  $MSASave_{Wn}$  is set. Figure 3-13 shows the format of the *MSAResquest*. The reset state of the MSA Request register is zero.

The software can read the *MSAResquest* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own *MSAResquest* register instance.

*MSAResquest* is set by the hardware for each MSA or FPU instruction with all vector registers the instruction will access in either read or write mode. *MSAResquest* is always cleared before setting the bits for the current MSA or FPU instruction.

**Figure 3-20 MSAResquest Register Format**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W 31	W 30	W 29	W 28	W 27	W 26	W 25	W 24	W 23	W 22	W 21	W 20	W 19	W 18	W 17	W 16	W 15	W 14	W 13	W 12	W 11	W 10	W 9	W 8	W 7	W 6	W 5	W 4	W 3	W 2	W 1	W 0

### 3.4.7 MSA Map Register (MSAMap, MSA Control Register 6)

**Compliance Level:** Required for vector registers partitioning (i.e.  $MSAIR_{WRP}$  set), otherwise Reserved

**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled


The MSA Map register (*MSAMap*) is a 32-bit read/write register specifying a vector register to be mapped. Figure 3-21 shows the format of the *MSAMap*. Figure 3-22 describes the *MSAMap* fields.

The software can read and write the *MSAMap* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAMap* register instance.

When value  $n$ ,  $n = 0, \dots, 31$ , is written to *MSAMap*, the hardware is instructed to map vector register  $W_n$  to one of the available physical registers. The successful mapping is confirmed by setting  $MSAAccess_{W_n}$ .

The total number of vector registers mapped at any time can not exceed the number of physical registers implemented.

**Figure 3-21 MSAMap Register Format**



**Figure 3-22 MSAMap Register Field Descriptions**

Fields		Description	Read/Write	Reset State	Compliance
Name	Bits				
0	31:5	Reserved for future use; reads as zero and must be written as zero.	R0	0	Reserved
n	4:0	Vector register index.	R/W	0	Required

### 3.4.8 MSA Unmap Register (MSAUnmap, MSA Control Register 7)

**Compliance Level:** Required for vector registers partitioning (i.e.  $MSAIR_{WRP}$  set), otherwise Reserved


**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Unmap register (*MSAUnmap*) is a 32-bit read/write register specifying a vector register to be unmapped. Figure 3-23 shows the format of the *MSAUnmap*. Figure 3-24 describes the *MSAUnmap* fields.

The software can read and write the *MSAUnmap* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAUnmap* register instance.

When value  $n$ ,  $n = 0, \dots, 31$ , is written to *MSAUnmap*, the hardware is instructed to unmap vector register  $W_n$ . The unmapping is confirmed by clearing  $MSAAccess_{W_n}$ .

**Figure 3-23 MSAUnmap Register Format**



**Figure 3-24 MSAUnmap Register Field Descriptions**

Fields		Description	Read/ Write	Reset State	Compliance
Name	Bits				
0	31:5	Reserved for future use; reads as zero and must be written as zero.	R0	0	Reserved
n	4:0	Vector register index.	R/W	0	Required

## 3.5 Exceptions

MSA instructions can generate the following exceptions (see [Table 3.5](#)):

- *Reserved Instruction*, if bit  $Config3_{MSAP}$  (CP0 Register 16, Select 3, bit 28) is not set, or if the usable FPU operates in 32-bit mode, i.e. bit  $Status_{CU1}$  (CP Register 12, Select 0, bit 29) is set and bit  $Status_{FR}$  (CP Register 12, Select 0, bit 26) is not set. This exception uses the common exception vector with ExcCode field in **Cause** CP0 register set to 0x0a.
- *Coprocessor Unusable*, if CFCMSA or CTCMSA instructions attempt to read or write privileged MSA control registers without Coprocessor 0 access enabled. This exception uses the common exception vector with ExcCode field in **Cause** CP0 register set to 0x0b and CE field set to 0 to indicate Coprocessor 0.
- *MSA Disabled*, if bit  $Config5_{MSAE1}$  (CP0 Register 16, Select 5, bit 27) is not set or, when vector registers partitioning is enabled (i.e.  $MSAIR_{WRP}$  set), if any MSA vector register accessed by the instruction is either not available or needs to be saved/restored due to a software context switch. This exception uses the common exception vector with ExcCode field in **Cause** CP0 register set to 0x15.
- *MSA Floating Point*, a data dependent exception signaled by the MSA floating point instruction. This exception uses the common exception vector with ExcCode field in **Cause** CP0 register set to 0x0e. The exact reason for taking this exception is in the **Cause** bits of the MSA Control and Status Register **MSACSR**.

All MSA reserved opcodes in [Table 3.18](#) are considered to be part of the MIPS SIMD Architecture on cores implementing MSA. These opcodes will generate the following exceptions (see [Table 3.5](#)):

- *MSA Disabled*, if MSA instructions are not enabled.
- *Reserved Instruction*, if MSA instructions are enabled.

The conditions under which the MSA instructions are enabled are documented in [Section 3.2 “MSA Software Detection”](#) and [Section 3.3.2 “Floating-Point Registers Mapping”](#).

**Table 3.5 MSA Exception Code (ExcCode) Values**

Exception Code Value		Mnemonic	Description
Decimal	Hexadecimal		
10	0x0a	RI	Reserved Instruction exception
11	0x0b	CpU	Coprocessor Unusable exception
14	0x0e	MSAFPE	MSA Floating Point exception
21	0x15	MSADis	MSA Disabled exception

### 3.5.1 Handling the MSA Disabled Exception

The exact reason for taking a MSA Disabled Exception can be determined by checking the *Config5<sub>MSAE<sub>n</sub></sub>* bit. No MSA instruction can be executed if this bit is not set. By setting *Config5<sub>MSAE<sub>n</sub></sub>*, the OS knows the current software context uses MSA resources and therefore it will save/restore MSA registers on context switch.

If the vector registers partitioning is implemented (i.e. *MSAI/R<sub>WRP</sub>* is set), the MSA Disabled Exception could be signaled even if *Config5<sub>MSAE<sub>n</sub></sub>* bit is set. In this instance, the exception is caused by some vector registers not being ready (either not available or in need to be saved/restored) for the current software context. The OS can map or save/restore these vector registers by examining *MSAResult*, *MSAAccess*, and *MSASave*.

See [Appendix A, “Vector Registers Partitioning”](#) for an example of handling the MSA Disabled Exception when vector registers partitioning is implemented.

### 3.5.2 Handling the MSA Floating Point Exception

In normal operation mode, floating point exceptions are signaled if at least one vector element causes an exception enabled by the *MSACSR* Enable bitfield. There is no precise indication in this case on which elements are at fault and the corresponding exception causes. The exception handling routine should set the *MSACSR* non-trapping exception mode bit NX and re-execute the MSA floating point instruction. All elements which would normally signal an exception according to the *MSACSR* Enable bitfield are set to signaling NaN values, where the least significant 6 bits have the same format as the *MSACSR* Cause field (see [Figure 3-25, Table 3.3](#)) to record the specific exception or exceptions detected for that element. The other elements will be set to the calculated results based on their operands.

**Figure 3-25 Output Format for Faulting Elements when NX is set**

...	6	5	4	3	2	1	0
Signaling NaN Bits		Cause					
		E   V   Z   O   U   I					

When the non-trapping exception mode bit NX is set, no floating point exception will be taken, not even the always enabled Unimplemented Operation Exception. Note that by setting the NX bit, the *MSACSR* Enable bitfield is not changed and is still used to generate the appropriate default results. Regardless of the NX value, if a floating point exception is not enabled, i.e. the corresponding *MSACSR* Enable bit is 0, the floating point result is a default value as shown in [Table 3.6](#).

The pseudocode in [Figure 3.26](#) shows the process of updating the *MSACSR* Cause bits and setting the destination's value. This process is invoked element-by-element for all elements the instruction operates on. It is assumed *MSACSR* Cause bits are all cleared before executing the instruction. The *MSACSR* Flags bits are updated after all the elements have been processed and *MSACSR* Cause contains no enabled exceptions. If there are enabled exceptions in *MSACSR* Cause, a MSA floating-point exception will be signaled and the *MSACSR* Flags are not updated. The pseudocode in [Figure 3.27](#) describes the *MSACSR* Flags update and exception signaling condition.

For instructions with non floating-point results, the pseudocode in [Figure 3.26](#) and [Figure 3.27](#) apply unchanged and both the format in [Figure 3-25](#) and the default values from [Table 3.6](#) are preserved for enabled exceptions when NX bit is set. For disabled exceptions, the default values are explicitly documented case-by-case in the instruction's description section.

**Table 3.6 Default Values for Floating Point Exceptions**

Exception	Rounding Mode	Default Value, Disabled Exception	Default Value, Enabled Exception, and NX set
Invalid Operation		The default value is either the default quiet NaN (see <a href="#">Table 3.7</a> ), or one of the signaling NaN operands propagated as a quiet NaN.	The default signaling NaN (see <a href="#">Table 3.7</a> ) of the format shown in <a href="#">Figure 3-25</a> with Cause V bit set.
Divide by Zero		The default value is the properly signed infinity.	The default signaling NaN (see <a href="#">Table 3.7</a> ) of the format shown in <a href="#">Figure 3-25</a> with Cause Z bit set.
Underflow		The default value is the rounded result based on the rounding mode.	The default signaling NaN (see <a href="#">Table 3.7</a> ) of the format shown in <a href="#">Figure 3-25</a> with Cause U bit set.
Inexact		The default value is the rounded result based on the rounding mode. If caused by an overflow without the overflow exception enabled, the default value is the overflowed result.	The default signaling NaN (see <a href="#">Table 3.7</a> ) of the format shown in <a href="#">Figure 3-25</a> with Cause I bit set.
Overflow		The default value depends on the rounding mode, as shown below.	The default signaling NaN (see <a href="#">Table 3.7</a> ) of the format shown in <a href="#">Figure 3-25</a> with Cause O bit set.
	Round to nearest	An infinity with the sign of the overflow value.	
	Round toward zero	The format's largest finite number with the sign of the overflow value.	
	Round towards positive	For positive overflow values, positive infinity. For negative overflow values, the format's smallest negative finite number.	
	Round towards negative	For positive overflow values, the format's largest finite number. For negative overflow values, minus infinity.	

**Table 3.7 Default NaN Encodings**

Format	Quiet NaN	Signaling NaN
16-bit	0x7E00	0x7CNN <sup>1</sup>
32-bit	0x7FC0 0000	0x7F80 00NN
64-bit	0x7FF8 0000 0000 0000	0x7FF0 0000 0000 00NN

1. All signaling NaN values have the format shown in [Figure 3-25](#). Byte 0xNN has at least one bit set showing the reason for generating the signaling NaN value.

**Figure 3.26 MSACSR<sub>Cause</sub> Update Pseudocode**

```

Input
  c: current element exception(s) E, V, Z, O, U, I bitfield
    (bit E is 0x20, O is 0x04, U is 0x02, and I is 0x01)
  d: default value to be used in case of a disabled exception
  e: signaling NaN value to be used in case of NX set, i.e. a non-trapping
    exception
  r: result value if the operation completed without an exception

Output
  v: value to be written to destination element
  Updated MSACSRCause

enable ← MSACSREnable | E /* Unimplemented (E) is always enabled */

/* Set Inexact (I) when Overflow (O) is not enabled (see Table 3.3) */
if (c & O) ≠ 0 and (enable & O) = 0 then
  c ← c | I
endif

/* Clear Exact Underflow when Underflow (U) is not enabled (see Table 3.3) */
if (c & U) ≠ 0 and (enable & U) = 0 and (c & I) = 0 then
  c ← c ^ U
endif

cause ← c & enable

if cause = 0 then
  /* No enabled exceptions, update the MSACSR Cause with all current exceptions */
  MSACSRCause ← MSACSRCause | c

  if c = 0 then
    /* Operation completed successfully, destination gets the result */
    v ← r
  else
    /* Current exceptions are not enabled, destination gets the default value for disabled exceptions case */
    v ← d

```

```

        endif
    else
        /* Current exceptions are enabled */
        if MSACSRNX = 0 then
            /* Exceptions will trap, update MSACSR Cause with all current exceptions,
               destination is not written */
            MSACSRCause ← MSACSRCause | c
        else
            /* No trap on exceptions, element not recorded in MSACSR Cause,
               destination gets the signaling NaN value for non-trapping exception */
            v ← ((e >> 6) << 6) | c
        endif
    endif

```

**Figure 3.27 MSACSR<sub>Flags</sub> Update and Exception Signaling Pseudocode**

```

if (MSACSRCause & (MSACSREnable | E)) = 0 then /* Unimplemented (bit E 0x20)
                                                       is always enabled */
    /* No enabled exceptions, update the MSACSR Flags with all exceptions */
    MSACSRFlags ← MSACSRFlags | MSACSRCause
else
    /* Trap on the exceptions recorded in MSACSR Cause,
       MSACSR Flags are not updated */
    SignalException(MSAFPE, MSACSRCause)

```

### 3.5.3 NaN Propagation

MSA propagates NaN operands as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

If the destination format is floating-point, all NaN propagating operations with one NaN operand produce a NaN with the payload of the input NaN. When two or three operands are NaN, the payload of the resulting NaN is identical to the payload of one of the input NaNs selected from left to right as described by the instruction format.

The above NaN propagation rules apply to select the signaling NaN operand used in generating the default quiet NaN value when the Invalid Operation exception is disabled (see [Table 3.6](#)).

Note that signaling NaN operands always signal the Invalid Operation exception and as such, they take precedence over all quiet NaN operands.

If the destination format is not floating-point (e.g. conversions to integer/fixed-point or compares) or the NaN operands are not propagated (e.g. min or max operations), the expected result is documented in the instruction's description section.

Quiet NaN values are generated from input signaling NaN values by:

- Copying the signaling NaN sign value to the quiet NaN sign
- Copying the most significant bits of the signaling NaN mantissa to the most significant bits of the quiet NaN mantissa. In cases where the source signaling NaN and destination quiet NaN have the same width, all mantissa

bits are copied. In cases where the destination is wider than the source, the least significant bits of the destination mantissa are set to zero. In cases where the destination is narrower than the source, the least significant bits of the input mantissa are ignored.

- Setting the quiet NaN's exponent field to the maximum value and the most significant mantissa bit to 1.

### 3.5.4 Flush to Zero and Exception Signaling

Some MSA floating point instructions might not handle subnormal input operands or compute tiny non-zero results. Such instructions may signal the Unimplemented Operation Exception and let the software emulation finalize the operation. If software emulation is not needed or desired, ***MSACSR*** FS bit could be set to replace every tiny non-zero result and subnormal input operand with zero of the same sign.

The ***MSACSR*** FS bit changes the behavior of the Unimplemented Operation Exception. All the other floating point exceptions are signaled according to the new values of the operands or the results. In addition, when ***MSACSR*** FS bit is set:

- Tiny non-zero results are detected before rounding<sup>1</sup>. Flushing of tiny non-zero results causes Inexact and Underflow Exceptions to be signaled for all instructions except the approximate reciprocals.
- Flushing of subnormal input operands in all instructions except comparisons causes Inexact Exception to be signaled.
- For floating-point comparisons, the Inexact Exception is not signaled when subnormal input operands are flushed.
- 16-bit floating-point values and inputs to non arithmetic floating-point instructions are never flushed.

Should the alternate exception handling attributes of the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008, Section 8 be desired, the ***MSACSR*** FS bit should be zero, the Underflow Exception be enabled and a trap handler be provided to carry out the execution of the alternate exception handling attributes.

## 3.6 Instruction Syntax

The MSA assembly language coding uses the following syntax elements:

- *func*: function/instruction name, e.g. ADDS\_S or adds\_s for signed saturated add
- *df*: destination data format, which could be a byte, halfword, word, doubleword, or the vector itself
- *wd*, *ws*, and *wt*: destination, source, and target vector registers, e.g. \$w0, ..., \$w31
- *rd*, *rs*: general purpose registers (GPRs), e.g. \$0, ..., \$31
- *ws[n]*: vector register element of index *n*, where *n* is a valid index value for elements of data format *df*
- *m*: immediate value valid as a bit index for the data format *df*

---

<sup>1</sup> Tiny non-zero results that would have been normal after rounding are flushed to zero.

- $uN, sN$ :  $N$ -bit unsigned or signed value, e.g.  $s10, u5$
- $iN$ :  $N$ -bit value where the sign is not relevant, e.g.  $i8$

MSA instructions have two or three register, immediate, or element operands. One of the destination data format abbreviations shown in [Table 3.8](#) is appended to the instruction name<sup>2</sup>. Note that the data format abbreviation is the same regardless of the instruction's assumed data type. For example all integer, fixed-point, and floating-point instructions operating on 32-bit elements use the same word (".**W**" in [Table 3.8](#)) data format.

**Table 3.8 Data Format Abbreviations**

Data Format	Abbreviation
Byte, 8-bit	.B
Halfword16-bit	.H
Word, 32-bit	.W
Doubleword, 64-bit	.D
Vector	.V

### 3.6.1 Vector Element Selection

MSA instructions of the form  $func.df\ wd, ws[n]$  and  $func.df\ rd, ws[n]$  select the  $n^{\text{th}}$  element in the vector register  $ws$  based on the data format  $df$ . The valid element index values for various data formats and vector register sizes are shown in [Table 3.9](#). The vector element is being used as a fixed operand across all destination vector elements.

**Table 3.9 Valid Element Index Values**

Data Format	Element Index
Byte	$n = 0, \dots, 15$
Halfword	$n = 0, \dots, 7$
Word	$n = 0, \dots, 3$
Doubleword	$n = 0, 1$

### 3.6.2 Load/Store Offsets

The vector load and store instructions take a 10-bit signed offset  $s10$  in data format  $df$  units. By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format.

<sup>2</sup> Instructions names and data format abbreviations are case insensitive.

For example, the offset indicated by the load word vector instruction

```
ld.w $w5,12($1)
```

is not 12 words, but rather 12 bytes. The assembler divides the byte offset (i.e. 12) by the size of the word data format (i.e. 4), and generates the LD.W machine instruction by setting *s10* bitfield to the word offset value (i.e. 3 = 12 / 4).

### 3.6.3 Instruction Examples

Let us assume vector registers \$w1 and \$w2 are initialized to the word values shown in [Figure 3-28](#), [Figure 3-29](#) and GPR \$2 is initialized as shown in [Figure 3-30](#).

**Figure 3-28 Source Vector \$w1 Values**

127	64 63	0
a	b	c

**Figure 3-29 Source Vector \$w2 Values**

127	64 63	0
A	B	C

**Figure 3-30 Source GPR \$2 Value**

31	0
E	

Regular MSA instructions operate element-by-element with identical source, target, and destination data types.

[Figure 3-31](#) through [Figure 3-34](#) have the resulting values of destination vectors \$w4, \$w5, \$w6, and \$w7 after executing the following sequence of word additions and move instructions:

```
addv.w $w5,$w1,$w2
fill.w $w6,$2
addvi.w $w7,$w1,17
splati.w $w8,$w2[2]
```

**Figure 3-31 Destination Vector \$w5 Value for ADDV.W Instruction**

127	64 63	0
a + A	b + B	c + C

**Figure 3-32 Destination Vector \$w6 Value for FILL.W Instruction**

127	64 63	0	
E	E	E	E

**Figure 3-33 Destination Vector \$w7 Value for ADDVI.W Instruction**

127	64 63	0	
a + 17	b + 17	c + 17	d + 17

**Figure 3-34 Destination Vector \$w8 Value for SPLAT.W Instruction**

127	64 63	0	
B	B	B	B

Other MSA instructions operate on adjacent odd/even source elements generating results on data formats twice as wide. See [Figure 3-35](#) for the destination layout of such an instruction, i.e. the signed doubleword dot product:

```
dotp_s.d $w9,$w1,$w2
```

Note that the actual instruction, e.g. DOTP\_S.D, specifies the data format of the destination. The data format of the source operands is inferred as being also signed and half the width, i.e. word in this case.

**Figure 3-35 Destination Vector \$w9 Value for DOTP\_S Instruction**

127	64 63	0
a * A + b * B		c * C + d * D

## 3.7 Instruction Encoding

### 3.7.1 Data Format and Index Encoding

Most of the MSA instructions operate on byte, halfword, word or doubleword data formats (see [Section 3.3 “MSA Vector Registers”](#)). Internally, the data format *df* is coded by a 2-bit field as shown in [Table 3.10](#). For instructions operating only on two data formats, the internal coding is shown in [Table 3.11](#) and [Table 3.12](#).

**Table 3.10 Two-bit Data Format Field Encoding**

<b>df</b>	<i>Bit 0</i>	
<i>Bit 1</i>	0	1
0	Byte	Halfword
1	Word	Doubleword

**Table 3.11 Halfword/Word Data Format Field Encoding**

<b>df</b>	<i>Bit 0</i>	
	0	1
	Halfword	Word

**Table 3.12 Word/Doubleword Data Format Field Encoding**

<b>df</b>	<i>Bit 0</i>	
	0	1
	Word	Doubleword

**Table 3.13 Data Format and Element Index Field Encoding**

<b>df/n<sup>1</sup></b>	<i>Bits 5...0</i>			
	00nnnn	100nnn	1100nn	11100n
	Byte	Halfword	Word	Doubleword
<b>df/n</b>	<i>Bits 5...0</i>			
	01nnnn	101nnn	1101nn	11101n
	Reserved			

1. Bits marked as *n* give the element index value.

**Table 3.14 Data Format and Bit Index Field Encoding**

<b>df/m<sup>1</sup></b>	<i>Bits 6...0</i>			
	0mmmmmm	10mmmmmm	110mmmm	1110mmm
	Doubleword	Word	Halfword	Byte

1. Bits marked as *m* give the bit index value.

MSA instructions using a specific vector element code both data format and element index in a 6-bit field *df/n* as shown in [Table 3.13](#). All invalid index values or data formats will generate a Reserved Instruction Exception. For example, a vector register has 16 byte elements while the byte data format can code up to 32 byte elements. Selecting any vector byte element other than 0, 1, ..., 15 generates a Reserved Instruction Exception.

The combinations marked Vector (“.V” in [Table 3.8](#)) are used for coding certain instructions with data formats other than byte, halfword, word, or doubleword.






If an instruction specifies a bit position, the data format and bit index *df/m* are coded as shown in [Table 3.14](#).






### 3.7.2 Instruction Formats

All MSA instructions except branches use 40 minor opcodes in the MSA major opcode 30 (see [Table 3.16](#)). MSA branch instructions use 10 *rs* field encodings in the COP1 opcode 17 (see [Table 3.17](#)).

Each allocated minor opcode is associated specific instruction formats as follows:

- I8 ([Figure 3-36](#)): instructions with an 8-bit immediate value and either implicit data format or data format df ([Table 3.8](#)) coded in bits 25...24
- I5 ([Figure 3-37](#)): instructions with a 5-bit immediate value, where the data format df ([Table 3.8](#)) is coded in bits 22...21 and the operation in bits 25...23
- BIT ([Figure 3-38](#)): instructions with an immediate bit index and data format df/m ([Table 3.14](#)) coded in bits 22...16, where the operation is coded in bits 25...23
- I10 ([Figure 3-39](#)): instructions with a 10-bit immediate, where the data format df ([Table 3.8](#)) is coded in bits 22...21 and the operation in bits 25...23
- 3R ([Figure 3-40](#)): 3-register operations coded in bits 25...23 with data format df ([Table 3.8](#)) is coded in bits 22...21
- ELM ([Figure 3-41](#)): instructions with an immediate element index and data format df/n ([Table 3.13](#)) coded in bits 21...16, where the operation is coded in bits 25...22
- 3RF ([Figure 3-42](#)): 3-register floating-point or fixed-point operations coded in bits 25...22 with data format df ([Table 3.11](#), [Table 3.12](#)) coded in bit 21
- VEC ([Figure 3-43](#)): 3-register instructions with implicit data formats depending on the operations coded in bits 25...21
- MI10 ([Figure 3-44](#)): 2-register instructions with a 10-bit immediate value, where the data format is either implicit or explicitly coded as df ([Table 3.8](#)) in bits 1...0, and the operation is coded in bit 25 and the minor opcode bits 5...2
- 2R ([Figure 3-45](#)): 2-register operations coded in bits 25...18 with data format df ([Table 3.11](#)) is coded in bits 17...16
- 2RF ([Figure 3-46](#)): 2-register floating-point operations coded in bits 25...17 with data format df ([Table 3.11](#)) coded in bit 16
- Branch ([Figure 3-47](#)): instructions with a 16-bit immediate, where the data format is either implicit or explicitly coded as df ([Table 3.8](#)) in bits 22...21, and the operation is coded in bits 25...23

**Figure 3-36 I8 Instruction Format****Figure 3-37 I5 Instruction Format****Figure 3-38 BIT Instruction Format****Figure 3-39 I10 Instruction Format****Figure 3-40 3R Instruction Format**

**Figure 3-41 ELM Instruction Format****Figure 3-42 3RF Instruction Format****Figure 3-43 VEC Instruction Format****Figure 3-44 MI10 Instruction Format****Figure 3-45 2R Instruction Format**

**Figure 3-46 2RF Instruction Format**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSA 011110						operation						df	ws						wd						minor opcode						
6						9						1	5						5						6						

**Figure 3-47 Branch Instruction Format**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COP1 010001						operation						df	wt						s16						16						
6						3						2	5						16						16						

### 3.7.3 Instruction Bit Encoding

This chapter describes the bit encoding tables used for the MSA. [Table 3.15](#) describes the meaning of the symbols used in the tables. These tables only list the instruction encoding for the MSA instructions. See Volumes I and II of this multi-volume set for a full encoding of all instructions.

[Figure 3.48](#) shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31...29 of the *opcode* field are listed in the left-most columns of the table. Bits 28...26 of the *opcode* field are listed along the top-most rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31...29) and column (bits 28...26) value. For instance, the *opcode* value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).

Figure 3.48 Sample Bit Encoding Table




Table 3.15 Symbols Used in the Instruction Encoding Tables

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.
$\delta$	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
$\beta$	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.
$\perp$	Operation or field codes marked with this symbol represent instructions which are not legal if the processor is configured to be backward compatible with MIPS32 processors. If the processor is executing in Kernel Mode, Debug Mode, or 64-bit instructions are enabled, execution proceeds normally. In other cases, executing such an instruction must cause a Reserved Instruction Exception (non-coprocessor encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).

**Table 3.15 Symbols Used in the Instruction Encoding Tables**

Symbol	Meaning
0	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encoding if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encoding is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception ( <i>SPECIAL2</i> encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
ε	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
φ	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS64 ISA. Software should avoid using these operation or field codes.
⊕	Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction Exception.

**Table 3.16 MIPS64 Encoding of the Opcode Field**

opcode		bits 28...26							
		0	1	2	3	4	5	6	7
bits 31...29		000	001	010	011	100	101	110	111
0	000								
1	001								
2	010		COP1 δ						
3	011							MSA εδ	
4	100								
5	101								
6	110								
7	111								

**Table 3.17 MIPS64 COP1 Encoding of rs Field for MSA Branch Instructions**

rs		bits 23...21							
		0	1	2	3	4	5	6	7
bits 25...24		000	001	010	011	100	101	110	111
0	00								
1	01				BZ.V				BNZ.V
2	10								
3	11	BZ.B	BZ.H	BZ.W	BZ.D	BNZ.B	BNZ.H	BNZ.W	BNZ.D

**Table 3.18 Encoding of MIPS MSA Minor Opcode Field<sup>1</sup>**

minor		Bits 2...0							
		0	1	2	3	4	5	6	7
<i>Bits 5...3</i>		000	001	010	011	100	101	110	111
0	000	I8	I8	I8	*	*	*	I5	I5 <sup>2</sup>
1	001	*	BIT	BIT	*	*	3R	3R	3R
2	010	3R	3R	3R	3R	3R	*	*	*
3	011	*	ELM	3RF	3RF	3RF	*	VEC/2R/2RF	*
4	100	MI10	MI10	MI10	MI10	MI10	MI10	MI10	MI10
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

1. The opcodes marked '\*' are MSA reserved opcodes and will generate the *MSA Disabled* exception or the *Reserved Instruction* exception as specified in [Section 3.5 “Exceptions”](#).

2. Includes I10

**Table 3.19 Encoding of Operation Field for MI10 Instruction Formats**

operation		data format <sup>1</sup>	
		<i>Bits 1...0</i>	
8	1000	LD	00 .B
			01 .H
			10 .W
			11 .D
9	1001	ST	00 .B
			01 .H
			10 .W
			11 .D

1. See [Table 3.8](#).

**Table 3.20 Encoding of Operation Field for I5 Instruction Format**

operation		Bits 5...0		data format <sup>1</sup>			
		6	7				
		Bits 25...23		000110	000111	Bits 22...21	
0	000	ADDVI	CEQI	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
1	001	SUBVI	*	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
2	010	MAXI_S	CLTI_S	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
3	011	MAXI_U	CLTI_U	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
4	100	MINI_S	CLEI_S	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
5	101	MINI_U	CLEI_U	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
6	110	*	LDI <sup>2</sup>	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		
7	111	*	*	00	.B	00	.B
				01	.H		
				10	.W		
				11	.D		

1. See [Table 3.8](#).

2. I10 instruction format.

**Table 3.21 Encoding of Operation Field for I8 Instruction Format**

operation		Bits 5...0		
		0	1	2
Bits 25...24		000000	000001	000010
0	00	ANDI.B	BMNZI.B	SHF.B
1	01	ORI.B	BMZI.B	SHF.H
2	10	NORI.B	BSELI.B	SHF.W
3	11	XORI.B	*	*

**Table 3.22 Encoding of Operation Field for VEC/2R/2RF Instruction Formats**

operation		Bits 22...21			
		0	1	2	3
Bits 25...23		00	01	10	11
0	000	AND.V	OR.V	NOR.V	XOR.V
1	001	BMNZ.V	BMZ.V	BSEL.V	*
2	010	*	*	*	*
3	011	*	*	*	*
4	100	*	*	*	*
5	101	*	*	*	*
6	110	2R format	2RF format	*	*
7	111	*	*	*	*

**Table 3.23 Encoding of Operation Field for 2R Instruction Formats**

operation		data format <sup>1</sup>	
		Bits 17...16	
Bits 20...18			
0	000	FILL	00 .B 01 .H 10 .W 11 .D
1	001	PCNT	00 .B 01 .H 10 .W 11 .D

**Table 3.23 Encoding of Operation Field for 2R Instruction Formats (Continued)**

2	010	NLOC	00	.B
			01	.H
			10	.W
			11	.D
3	011	NLZC	00	.B
			01	.H
			10	.W
			11	.D
4...7	100...111	*	00	.B
			01	.H
			10	.W
			11	.D

1. See [Table 3.8](#).**Table 3.24 Encoding of Operation Field for 2RF Instruction Formats**

operation		data format <sup>1</sup>	
		Bit 16	
		Bits 20...17	
0	0000	FCLASS	0 .W
			1 .D
1	0001	FTRUNC_S	0 .W
			1 .D
2	0010	FTRUNC_U	0 .W
			1 .D
3	0011	FSQRT	0 .W
			1 .D
4	0100	FRSQRT	0 .W
			1 .D
5	0101	FRCP	0 .W
			1 .D
6	0110	FRINT	0 .W
			1 .D
7	0111	FLOG2	0 .W
			1 .D
8	1000	FEXUPL	0 .W
			1 .D
9	1001	FEXUPR	0 .W
			1 .D

**Table 3.24 Encoding of Operation Field for 2RF Instruction Formats (Continued)**

10	1010	FFQL	0	.W
			1	.D
11	1011	FFQR	0	.W
			1	.D
12	1100	FTINT_S	0	.W
			1	.D
13	1101	FTINT_U	0	.W
			1	.D
14	1110	FFINT_S	0	.W
			1	.D
15	1111	FFINT_U	0	.W
			1	.D

1. See [Table 3.12](#).**Table 3.25 Encoding of Operation Field for 3R Instruction Format**

operation		Bits 5...0									data format <sup>1</sup>			
		Bits 25...23		13	14	15	16	17	18	19	20	21		
0	000	SLL	ADDV	CEQ	ADD_A	SUBS_S	MULV	*	SLD	VSHF	00	.B		
								*			01	.H		
1	001	SRA	SUBV	*	ADDS_A	SUBS_U	MADDV	DOTP_S	SPLAT	SRAR	10	.W		
				*							11	.D		
2	010	SRL	MAX_S	CLT_S	ADDS_S	SUBSUS_U	MSUBV	*	PCKEV	SRLR	00	.B		
								01			.H			
3	011	BCLR	MAX_U	CLT_U	ADDS_U	SUBSUU_S	*	DPADD_U	PCKOD	*	10	.W		
							*			*	11	.D		
4	100	BSET	MIN_S	CLE_S	AVE_S	ASUB_S	DIV_S	*	ILVL	HADD_S	00	.B		
								01			.H			
								DPSUB_S			10	.W		
											11	.D		

**Table 3.25 Encoding of Operation Field for 3R Instruction Format (Continued)**

5	101	BNEG	MIN_U	CLE_U	AVE_U	ASUB_U	DIV_U	*	ILVR	*	00	.B
											01	.H
										HADD_U	10	.W
											11	.D
6	110	BINSL	MAX_A	*	AVER_S	*	MOD_S	*	ILVEV	*	00	.B
											01	.H
										HSUB_S	10	.W
											11	.D
7	111	BINSR	MIN_A	*	AVER_U	*	MOD_U	*	ILVOD	*	00	.B
											01	.H
										HSUB_U	10	.W
											11	.D

1. See [Table 3.8](#).**Table 3.26 Encoding of Operation Field for ELM Instruction Format**

operation		data format <sup>1</sup>	
Bits 25...22		Bits 21...16	
0	0000	SLDI	00nnnn .B
			100nnn .H
			1100nn .W
			11100n .D
			*
		11110n	
		CTCMSA	111110
*	111111		
1	0001	SPLATI	00nnnn .B
			100nnn .H
			1100nn .W
			11100n .D
			*
		11110n	
		CFCMSA	111110
*	111111		
2	0010	COPY_S	00nnnn .B
			100nnn .H
			1100nn .W
			11100n .D
			*
		11110n	
		MOVE.V	111110
*	111111		
3	0011	COPY_U	00nnnn .B
			100nnn .H
			1100nn .W
			11100n .D
		*	
		11110n	
		*	111110
	111111		

**Table 3.26 Encoding of Operation Field for ELM Instruction Format (Continued)**

4	0100	INSERT	00nnnn	.B
			100nnn	.H
			1100nn	.W
			11100n	.D
5	0101	INSVE	11110n	
			111110	
			111111	
			00nnnn	.B
6...15	0110...1111	*	100nnn	.H
			1100nn	.W
			11100n	.D
			11110n	
6...15	0110...1111	*	111110	
			111111	
			00nnnn	
			100nnn	
6...15	0110...1111	*	1100nn	
			11100n	
			11110n	
			111110	
6...15	0110...1111	*	111111	

1. See [Table 3.13](#).**Table 3.27 Encoding of Operation Field for 3RF Instruction Format**

operation		Bits 5...0						data format <sup>1</sup>	
		26		27		28		Bit 21	
Bits 25...22		011010			011011		011100		
0	0000	FCAF	.W	FADD	.W	*	.W	0	
			.D		.D		.D	1	
1	0001	FCUN	.W	FSUB	.W	FCOR	.W	0	
			.D		.D		.D	1	
2	0010	FCEQ	.W	FMUL	.W	FCUNE	.W	0	
			.D		.D		.D	1	
3	0011	FCUEQ	.W	FDIV	.W	FCNE	.W	0	
			.D		.D		.D	1	
4	0100	FCLT	.W	FMADD	.W	MUL_Q	.H	0	
			.D		.D		.W	1	
5	0101	FCULT	.W	FMSUB	.W	MADD_Q	.H	0	
			.D		.D		.W	1	
6	0110	FCLE	.W	*	MSUB_Q	.H	0		
			.D				.W	1	
7	0111	FCULE	.W	FEXP2	.W	*		0	
			.D		.D			1	
8	1000	FSAF	.W	FEXDO	.H	*	.W	0	
			.D		.W		.D	1	

**Table 3.27 Encoding of Operation Field for 3RF Instruction Format (Continued)**

9	1001	FSUN	.W	*		FSOR	.W	0
			.D				.D	1
10	1010	FSEQ	.W	FTQ	.H	FSUNE	.W	0
			.D		.W		.D	1
11	1011	FSUEQ	.W		*	FSNE	.W	0
			.D				.D	1
12	1100	FSLT	.W	FMIN	.W	MULR_Q	.H	0
			.D		.D		.W	1
13	1101	FSULT	.W	FMIN_A	.W	MADDR_Q.	.H	0
			.D		.D		.W	1
14	1110	FSLE	.W	FMAX	.W	MSUBR_Q	.H	0
			.D		.D		.W	1
15	1111	FSULE	.W	FMAX_A	.W	*		0
			.D		.D			1

1. See [Table 3.11](#) and [Table 3.12](#).

**Table 3.28 Encoding of Operation Field for BIT Instruction Format**

operation		Bits 5...0		data format <sup>1</sup>	
		9	10		
Bits 25...23		001001	001010	Bits 22...16	
0	000	SLLI	SAT_S	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D
1	001	SRAI	SAT_U	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D
2	010	SRLI	SRARI	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D
3	011	BCLRI	SRLRI	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D
4	100	BSETI	*	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D

**Table 3.28 Encoding of Operation Field for BIT Instruction Format (Continued)**

5	101	BNEGI	*	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D
6	110	BINSLI	*	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D
7	111	BINSRI	*	1110mmm	.B
				110mmmm	.H
				10mmmmmm	.W
				0mmmmmm	.D

1. See [Table 3.14](#).

# The MIPS64® SIMD Architecture Instruction Set

## 4.1 Instruction Set Descriptions

The MIPS64® SIMD Architecture (MSA) consists of integer, fixed-point, and floating-point instructions, all encoded in the MSA major opcode space.

Most MSA instructions operate vector element by vector element in a typical SIMD manner. Few instructions handle the operands as bit vectors because the elements don't make sense, e.g. for the bitwise logical operations.

For certain instructions, the source operand could be an immediate value or a specific vector element selected by an immediate index. The immediate or vector element is being used as a fixed operand across all destination vector elements.

The next two sections list MSA instructions grouped by category and provide individual instruction descriptions arranged in alphabetical order. The constant WRLEN used in all instruction descriptions is set to 128, i.e. the MSA vector register width in bits.

### 4.1.1 Instruction Set Summary by Category

MSA instruction set implements the following categories of instructions: integer arithmetic ([Table 4.1](#)), bitwise ([Table 4.2](#)), floating-point arithmetic ([Table 4.3](#)) and non arithmetic ([Table 4.4](#)), floating-point compare ([Table 4.5](#)), floating-point conversions ([Table 4.6](#)), fixed-point ([Table 4.7](#)), branch and compare ([Table 4.8](#)), load/store and move ([Table 4.9](#)), and element permute ([Table 4.10](#)).

The left-shift add instructions LSA and DLSA ([Table 4.11](#)) are integral part of the MIPS base architecture. The corresponding documentation pages will be incorporated in the future releases of the base architecture specifications.

**Table 4.1 MSA Integer Arithmetic Instructions**

Mnemonic	Instruction Description
ADDV, ADDVI	Add
ADD_A, ADDS_A	Add and Saturated Add Absolute Values
ADDS_S, ADSS_U	Signed and Unsigned Saturated Add
HADD_S, HADD_U	Signed and Unsigned Horizontal Add
ASUB_S, ASUB_U	Absolute Value of Signed and Unsigned Subtract
AVE_S, AVE_U	Signed and Unsigned Average
AVER_S, AVER_U	Signed and Unsigned Average with Rounding

**Table 4.1 MSA Integer Arithmetic Instructions (Continued)**

Mnemonic	Instruction Description
DOTP_S, DOTP_U	Signed and Unsigned Dot Product
DPADD_S, DPADD_U	Signed and Unsigned Dot Product Add
DPSUB_S, DPSUB_U	Signed and Unsigned Dot Product Subtract
DIV_S, DIV_U	Divide
MADDV	Multiply-Add
MAX_A, MIN_A	Maximum and Minimum of Absolute Values
MAX_S, MAXI_S, MAX_U, MAXI_U	Signed and Unsigned Maximum
MIN_S, MINI_S, MIN_U, MINI_U	Signed and Unsigned Maximum
MSUBV	Multiply-Subtract
MULV	Multiply
MOD_S, MOD_U	Signed and Unsigned Remainder (Modulo)
SAT_S, SAT_U	Signed and Unsigned Saturate
SUBS_S, SUBS_U	Signed and Unsigned Saturated Subtract
HSUB_S, HSUB_U	Signed and Unsigned Horizontal Subtract
SUBSUU_S	Signed Saturated Unsigned Subtract
SUBSUS_U	Unsigned Saturated Signed Subtract from Unsigned
SUBV, SUBVI	Subtract

**Table 4.2 MSA Bitwise Instructions**

Mnemonic	Instruction Description
AND, ANDI	Logical And
BCLR, BCLRI	Bit Clear
BINSL, BINSLI, BINSR, BINSRI	Bit Insert Left and Right
BMNZ, BMNZI	Bit Move If Not Zero
BMZ, BMZI	Bit Move If Zero
BNEG, BNEGI	Bit Negate
BSEL, BSELI	Bit Select
BSET, BSETI	Bit Set
NLOC	Leading One Bits Count

**Table 4.2 MSA Bitwise Instructions (Continued)**

Mnemonic	Instruction Description
NLZC	Leading Zero Bits Count
NOR, NORI	Logical Negated Or
PCNT	Population (Bits Set to 1) Count
OR, ORI	Logical Or
SLL, SLLI	Shift Left
SRA, SRAI	Shift Right Arithmetic
SRAR, SRARI	Rounding Shift Right Arithmetic
SRL, SRLI	Shift Right Logical
SRLR, SRLRI	Rounding Shift Right Logical
XOR, XORI	Logical Exclusive Or

**Table 4.3 MSA Floating-Point Arithmetic Instructions**

Mnemonic	Instruction Description
FADD	Floating-Point Addition
FDIV	Floating-Point Division
FEXP2	Floating-Point Base 2 Exponentiation
FLOG2	Floating-Point Base 2 Logarithm
FMADD, FMSUB	Floating-Point Fused Multiply-Add and Multiply-Subtract
FMAX, FMIN	Floating-Point Maximum and Minimum
FMAX_A, FMIN_A	Floating-Point Maximum and Minimum of Absolute Values
FMUL	Floating-Point Multiplication
FRCP	Approximate Floating-Point Reciprocal
FRINT	Floating-Point Round to Integer
FRSQRT	Approximate Floating-Point Reciprocal of Square Root
FSQRT	Floating-Point Square Root
FSUB	Floating-Point Subtraction

**Table 4.4 MSA Floating-Point Non Arithmetic Instructions**

Mnemonic	Instruction Description
FCLASS	Floating-Point Class Mask

**Table 4.5 MSA Floating-Point Compare Instructions**

Mnemonic	Instruction Description
FCAF	Floating-Point Quiet Compare Always False
FCUN	Floating-Point Quiet Compare Unordered
FCOR	Floating-Point Quiet Compare Ordered
FCEQ	Floating-Point Quiet Compare Equal
FCUNE	Floating-Point Quiet Compare Unordered or Not Equal
FCUEQ	Floating-Point Quiet Compare Unordered or Equal
FCNE	Floating-Point Quiet Compare Not Equal
FCLT	Floating-Point Quiet Compare Less Than
FCULT	Floating-Point Quiet Compare Unordered or Less Than
FCLE	Floating-Point Quiet Compare Less Than or Equal
FCULE	Floating-Point Quiet Compare Unordered or Less Than or Equal
FSAF	Floating-Point Signaling Compare Always False
FSUN	Floating-Point Signaling Compare Unordered
FSOR	Floating-Point Signaling Compare Ordered
FSEQ	Floating-Point Signaling Compare Equal
FSUNE	Floating-Point Signaling Compare Unordered or Not Equal
FSUEQ	Floating-Point Signaling Compare Unordered or Equal
FSNE	Floating-Point Signaling Compare Not Equal
FSLT	Floating-Point Signaling Compare Less Than
FSULT	Floating-Point Signaling Compare Unordered or Less Than
FSLE	Floating-Point Signaling Compare Less Than or Equal
FSULE	Floating-Point Signaling Compare Unordered or Less Than or Equal

**Table 4.6 MSA Floating-Point Conversion Instructions**

Mnemonic	Instruction Description
FEXDO	Floating-Point Down-Convert Interchange Format
FEXUPL, FEXUPR	Left-Half and Right-Half Floating-Point Up-Convert Interchange Format
FFINT_S, FFINT_U	Floating-Point Convert from Signed and Unsigned Integer
FFQL, FFQR	Left-Half and Right-Half Floating-Point Convert from Fixed-Point
FTINT_S, FTINT_U	Floating-Point Round and Convert to Signed and Unsigned Integer
FTRUNC_S, FTRUNC_U	Floating-Point Truncate and Convert to Signed and Unsigned Integer
FTQ	Floating-Point Round and Convert to Fixed-Point

**Table 4.7 MSA Fixed-Point Instructions**

Mnemonic	Instruction Description
MADD_Q, MADDR_Q	Fixed-Point Multiply and Add without and with Rounding
MSUB_Q, MSUBR_Q	Fixed-Point Multiply and Subtract without and with Rounding
MUL_Q, MULR_Q	Fixed-Point Multiply without and with Rounding

**Table 4.8 MSA Branch and Compare Instructions**

Mnemonic	Instruction Description
BNZ	Branch If Not Zero
BZ	Branch If Zero
CEQ, CEQI	Compare Equal
CLE_S, CLEI_S, CLE_U, CLEI_U	Compare Less-Than-or-Equal Signed and Unsigned
CLT_S, CLTI_S, CLT_U, CLTI_U	Compare Less-Than Signed and Unsigned

**Table 4.9 MSA Load/Store and Move Instructions**

Mnemonic	Instruction Description
CFCMSA, CTCMSA	Copy from and copy to MSA Control Register
LD	Load Vector
LDI	Load Immediate
MOVE	Vector to Vector Move
SPLAT, SPLATI	Replicate Vector Element
FILL	Fill Vector from GPR
INSERT, INSVE	Insert GPR and Vector element 0 to Vector Element
COPY_S, COPY_U	Copy element to GPR Signed and Unsigned
ST	Store Vector

**Table 4.10 MSA Element Permute Instructions**

Mnemonic	Instruction Description
ILVEV, ILVOD	Interleave Even, Odd
ILVL, ILVR	Interleave the Left, Right
PCKEV, PCKOD	Pack Even and Odd Elements
SHF	Set Shuffle
SLD, SLDI	Element Slide
VSHF	Vector shuffle

**Table 4.11 Base Architecture Instructions**

Mnemonic	Instruction Description
LSA	Left-shift add or load/store address calculation.
DLSA	Double left-shift add or load/store address calculation.

#### 4.1.2 Alphabetical List of Instructions

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 010000	MSA MSA MSA MSA

**Format:** ADD\_A.df  
 ADD\_A.B wd, ws, wt  
 ADD\_A.H wd, ws, wt  
 ADD\_A.W wd, ws, wt  
 ADD\_A.D wd, ws, wt

**Purpose:** Vector Add Absolute Values

Vector addition to vector using the absolute values.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(ws[i]) + \text{absolute\_value}(wt[i])$

The absolute values of the elements in vector *wt* are added to the absolute values of the elements in vector *ws*. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ADD_A.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← abs(WR[ws]8i+7..8i, 8) + abs(WR[wt]8i+7..8i, 8)
  endfor

ADD_A.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← abs(WR[ws]16i+15..16i, 16) + abs(WR[wt]16i+15..16i, 16)
  endfor

ADD_A.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← abs(WR[ws]32i+31..32i, 32) + abs(WR[wt]32i+31..32i, 32)
  endfor

ADD_A.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← abs(WR[ws]64i+63..64i, 64) + abs(WR[wt]64i+63..64i, 64)
  endfor

function abs(tt, n)
  if ttn-1 = 1 then
    return -ttn-1..0
  else
    return ttn-1..0
  endif
endfunction abs

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	001	df	wt	ws	wd	3R 010000	MSA MSA MSA MSA

**Format:** ADDS\_A.df

ADDS\_A.B wd, ws, wt  
 ADDS\_A.H wd, ws, wt  
 ADDS\_A.W wd, ws, wt  
 ADDS\_A.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Saturated Add of Absolute Values

Vector saturated addition to vector of absolute values.

**Description:** `wd[i] ← saturate_signed(absolute_value(ws[i]) + absolute_value(wt[i]))`The absolute values of the elements in vector *wt* are added to the absolute values of the elements in vector *ws*. The saturated signed result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

ADDS_A.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← adds_a(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

ADDS_A.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← adds_a(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

ADDS_A.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← adds_a(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

ADDS_A.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← adds_a(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function abs(tt, n)
  if ttn-1 = 1 then
    return -ttn-1..0
  else
    return ttn-1..0
  endif
endfunction abs

function sat_s(tt, n, b)
  if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then

```

```
        return 0n-b+1 || 1b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
        return 1n-b+1 || 0b-1
    else
        return tt
    endif
endfunction sat_s

function adds_a(ts, tt, n)
    t ← (0 || abs(ts, n)) + (0 || abs(tt, n))
    return sat_s(t, n+1, n)
endfunction adds_a
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 010000

6                   3           2           5           5           5           6

**Format:** ADDS\_S.df  
 ADDS\_S.B wd, ws, wt  
 ADDS\_S.H wd, ws, wt  
 ADDS\_S.W wd, ws, wt  
 ADDS\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Saturated Add of Signed Values

Vector addition to vector saturating the result as signed value.

**Description:** `wd[i] ← saturate_signed(signed(ws[i]) + signed(wt[i]))`

The elements in vector `wt` are added to the elements in vector `ws`. Signed arithmetic is performed and overflows clamp to the largest and/or smallest representable signed values before writing the result to vector `wd`.

The operands and results are values in integer data format `df`.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ADDS_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← adds_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

ADDS_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← adds_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

ADDS_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← adds_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

ADDS_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← adds_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function sat_s(tt, n, b)
  if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
    return 0n-b+1 || 1b-1
  endif
  if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
    return 1n-b+1 || 0b-1
  else
    return tt
  endif
endfunction sat_s

```

```
function adds_s(ts, tt, n)
    t ← (tsn-1 || ts) + (ttn-1 || tt)
    return sat_s(t, n+1, n)
endfunction adds_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	011	df	wt	ws	wd	3R 010000

6                   3           2           5           5           5           6

**Format:** ADDS\_U.df  
 ADDS\_U.B wd, ws, wt  
 ADDS\_U.H wd, ws, wt  
 ADDS\_U.W wd, ws, wt  
 ADDS\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Saturated Add of Unsigned Values

Vector addition to vector saturating the result as unsigned value.

**Description:**  $wd[i] \leftarrow \text{saturate\_unsigned}(\text{unsigned}(ws[i]) + \text{unsigned}(wt[i]))$

The elements in vector *wt* are added to the elements in vector *ws*. Unsigned arithmetic is performed and overflows clamp to the largest representable unsigned value before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ADDS_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← adds_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

ADDS_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← adds_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

ADDS_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← adds_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

ADDS_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← adds_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

  function sat_u(tt, n, b)
    if ttn-1..b ≠ 0n-b then
      return 0n-b || 1b
    else
      return tt
    endif
  endfunction sat_u

  function adds_u(ts, tt, n)
    t ← (0 || ts) + (0 || tt)
  
```

```
return sat_u(t, n+1, n)
endfunction adds_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 001110

**Format:** ADDV.df

ADDV.B wd, ws, wt  
 ADDV.H wd, ws, wt  
 ADDV.W wd, ws, wt  
 ADDV.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Add

Vector addition to vector.

**Description:**  $wd[i] \leftarrow ws[i] + wt[i]$ The elements in vector *wt* are added to the elements in vector *ws*. The result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

ADDV.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i + WR[wt]8i+7..8i
  endfor

ADDV.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i + WR[wt]16i+15..16i
  endfor

ADDV.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i + WR[wt]32i+31..32i
  endfor

ADDV.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i + WR[wt]64i+63..64i
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	000	df	u5	ws	wd	15 000110

**Format:** ADDVI .df

ADDVI .B wd, ws, u5  
 ADDVI .H wd, ws, u5  
 ADDVI .W wd, ws, u5  
 ADDVI .D wd, ws, u5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Add

Immediate addition to vector.

**Description:**  $wd[i] \leftarrow ws[i] + u5$ The 5-bit immediate unsigned value  $u5$  is added to the elements in vector  $ws$ . The result is written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

ADDVI.B
  t ← 03 || u54..0
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i + t
  endfor

ADDVI.H
  t ← 011 || u54..0
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i + t
  endfor

ADDVI.W
  t ← 027 || u54..0
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i + t
  endfor

ADDVI.D
  t ← 059 || u54..0
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i + t
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110	00000	wt	ws	wd	VEC 011110	MSA

**Format:** AND.V  
AND.V wd, ws, wt

**Purpose:** Vector Logical And  
Vector by vector logical and.

**Description:**  $wd \leftarrow ws \text{ AND } wt$

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bitwise logical AND operation. The result is written to vector *wd*.

The operands and results are bit vector values.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

$WR[wd] \leftarrow WR[ws] \text{ and } WR[wt]$

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23	16 15	11 10	6 5	0
MSA 011110	00	i8	ws	wd	I8 000000

6                    2                    8                    5                    5                    6

**Format:** ANDI.B  
ANDI.B wd, ws, i8

MSA

**Purpose:** Immediate Logical And

Immediate by vector logical and.

**Description:**  $wd[i] \leftarrow ws[i] \text{ AND } i8$

Each byte element of vector  $ws$  is combined with the 8-bit immediate  $i8$  in a bitwise logical AND operation. The result is written to vector  $wd$ .

The operands and results are values in integer byte data format.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i and i87..0
endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 010001

6                   3           2           5           5           5           6

**Format:** ASUB\_S.df  
 ASUB\_S.B wd, ws, wt  
 ASUB\_S.H wd, ws, wt  
 ASUB\_S.W wd, ws, wt  
 ASUB\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Absolute Values of Signed Subtract

Vector subtraction from vector of signed values taking the absolute value of the results.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(\text{signed}(ws[i]) - \text{signed}(wt[i]))$

The signed elements in vector *wt* are subtracted from the signed elements in vector *ws*. The absolute value of the signed result is written to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ASUB_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← asub_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

ASUB_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← asub_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

ASUB_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← asub_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

ASUB_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← asub_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function asub_s(ts, tt, n)
  t ← (tsn-1 || ts) - (ttn-1 || tt)
  if tn = 0 then
    return tn-1..0
  else
    return (-t)n-1..0
endfunction asub_s

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0	
6	MSA 011110	3	df	wt	ws	wd	3R 010001

**Format:** ASUB\_U.df  
 ASUB\_U.B wd, ws, wt  
 ASUB\_U.H wd, ws, wt  
 ASUB\_U.W wd, ws, wt  
 ASUB\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Absolute Values of Unsigned Subtract

Vector subtraction from vector of unsigned values taking the absolute value of the results.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(\text{unsigned}(ws[i]) - \text{unsigned}(wt[i]))$

The unsigned elements in vector  $wt$  are subtracted from the unsigned elements in vector  $ws$ . The absolute value of the signed result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ASUB_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]_8i+7..8i <- asub_u(WR[ws]_8i+7..8i, WR[wt]_8i+7..8i, 8)
  endfor

ASUB_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]_16i+15..16i <- asub_u(WR[ws]_16i+15..16i, WR[wt]_16i+15..16i, 16)
  endfor

ASUB_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]_32i+31..32i <- asub_u(WR[ws]_32i+31..32i, WR[wt]_32i+31..32i, 32)
  endfor

ASUB_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]_64i+63..64i <- asub_u(WR[ws]_64i+63..64i, WR[wt]_64i+63..64i, 64)
  endfor

function asub_u(ts, tt, n)
  t <- (0 || ts) - (0 || tt)
  if tn = 0 then
    return tn-1..0
  else
    return (-t)n-1..0
endfunction asub_u
  
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 010000

6                   3           2           5           5           5           6

**Format:** AVE\_S.df  
 AVE\_S.B wd, ws, wt  
 AVE\_S.H wd, ws, wt  
 AVE\_S.W wd, ws, wt  
 AVE\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Average

Vector average using the signed values.

**Description:**  $wd[i] \leftarrow (ws[i] + wt[i]) / 2$

The elements in vector *wt* are added to the elements in vector *ws*. The addition is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

AVE_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← ave_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

AVE_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← ave_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

AVE_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← ave_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

AVE_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← ave_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function ave_s(ts, tt, n)
  t ← (tsn-1 || ts) + (ttn-1 || tt)
  return tn..1
endfunction ave_s

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	wt	ws	wd	3R 010000

6                   3           2           5           5           5           6

**Format:** AVE\_U.df  
 AVE\_U.B wd, ws, wt  
 AVE\_U.H wd, ws, wt  
 AVE\_U.W wd, ws, wt  
 AVE\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Average

Vector average using the unsigned values.

**Description:**  $wd[i] \leftarrow (ws[i] + wt[i]) / 2$

The elements in vector  $wt$  are added to the elements in vector  $ws$ . The addition is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

AVE_U.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← ave_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
endfor

AVE_U.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← ave_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

AVE_U.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← ave_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

AVE_U.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← ave_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function ave_u(ts, tt, n)
    t ← (0 || ts) + (0 || tt)
    return tn..1
endfunction ave_u
  
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0	
6	MSA 011110	3	110 df	5 wt	5 ws	5 wd	6 3R 010000

**Format:** AVER\_S.df  
 AVER\_S.B wd,ws,wt  
 AVER\_S.H wd,ws,wt  
 AVER\_S.W wd,ws,wt  
 AVER\_S.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Average Rounded

Vector average rounded using the signed values.

**Description:**  $wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2$

The elements in vector  $wt$  are added to the elements in vector  $ws$ . The addition of the elements plus 1 (for rounding) is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

AVER_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← aver_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

AVER_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← aver_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

AVER_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← aver_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

AVER_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← aver_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function ave_s(ts, tt, n)
  t ← (tsn-1 || ts) + (ttn-1 || tt) + 1
  return tn..1
endfunction aver_s

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	111	df	wt	ws	wd	3R 010000

6                   3           2           5           5           5           6

**Format:** AVER\_U.df  
 AVER\_U.B wd, ws, wt  
 AVER\_U.H wd, ws, wt  
 AVER\_U.W wd, ws, wt  
 AVER\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Average Rounded

Vector average rounded using the unsigned values.

**Description:**  $wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2$

The elements in vector *wt* are added to the elements in vector *ws*. The addition of the elements plus 1 (for rounding) is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

AVER_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← aver_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

AVER_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← aver_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

AVER_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← aver_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

AVER_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← aver_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function ave_u(ts, tt, n)
  t ← (0 || ts) + (0 || tt) + 1
  return tn..1
endfunction aver_u

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	011	df	wt	ws	wd	3R 001101

**Format:** BCLR.df

BCLR.B wd, ws, wt  
 BCLR.H wd, ws, wt  
 BCLR.W wd, ws, wt  
 BCLR.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Bit Clear

Vector selected bit position clear in each element.

**Description:**  $wd[i] \leftarrow \text{bit\_clear}(ws[i], wt[i])$ Clear (set to 0) one bit in each element of vector  $ws$ . The bit position is given by the elements in  $wt$  modulo the size of the element in bits. The result is written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

BCLR.B
  for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i and (17-t || 0 || 1t)
  endfor

BCLR.H
  for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i and (115-t || 0 || 1t)
  endfor

BCLR.W
  for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i and (131-t || 0 || 1t)
  endfor

BCLR.D
  for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i and (163-t || 0 || 1t)
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	011	df/m	ws	wd	BIT 001001	6

6                   3                   7                   5                   5                   6

**Format:** BCLRI.df  
 BCLRI.B wd, ws, m  
 BCLRI.H wd, ws, m  
 BCLRI.W wd, ws, m  
 BCLRI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Bit Clear

Immediate selected bit position clear in each element.

**Description:**  $wd[i] \leftarrow \text{bit\_clear}(ws[i], m)$

Clear (set to 0) one bit in each element of vector  $ws$ . The bit position is given by the immediate  $m$  modulo the size of the element in bits. The result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
BCLRI.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i and (17-t || 0 || 1t)
  endfor

BCLRI.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i and (115-t || 0 || 1t)
  endfor

BCLRI.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i and (131-t || 0 || 1t)
  endfor

BCLRI.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i and (163-t || 0 || 1t)
  endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	110	df	wt	ws	wd	3R 001101

6                   3           2           5           5           5           6

**Format:** BINSL.df

```
BINSL.B wd,ws,wt
BINSL.H wd,ws,wt
BINSL.W wd,ws,wt
BINSL.D wd,ws,wt
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** Vector Bit Insert Left

Vector selected left most bits copy while preserving destination right bits.

**Description:**  $wd[i] \leftarrow \text{bit\_insert\_left}(wd[i], ws[i], wt[i])$ Copy most significant (left) bits in each element of vector  $ws$  to elements in vector  $wd$  while preserving the least significant (right) bits. The number of bits to copy is given by the elements in vector  $wt$  modulo the size of the element in bits plus 1.The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
BINSL.B
for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i+7-t || WR[wd]8i+7-t-1..8i
endfor

BINSL.H
for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i+15-t || WR[wd]16i+15-t-1..16i
endfor

BINSL.W
for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i+31-t || WR[wd]32i+31-t-1..32i
endfor

BINSL.D
for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i+63-t || WR[wd]64i+63-t-1..64i
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	110	df/m	ws	wd	BIT 001001	MSA MSA MSA MSA

6                   3                   7                   5                   5                   6

**Format:** BINSLI.df  
 BINSLI.B wd, ws, m  
 BINSLI.H wd, ws, m  
 BINSLI.W wd, ws, m  
 BINSLI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Bit Insert Left

Immediate selected left most bits copy while preserving destination right bits.

**Description:**  $wd[i] \leftarrow \text{bit\_insert\_left}(wd[i], ws[i], m)$

Copy most significant (left) bits in each element of vector  $ws$  to elements in vector  $wd$  while preserving the least significant (right) bits. The number of bits to copy is given by the immediate  $m$  modulo the size of the element in bits plus 1.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
BINSLI.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i+t || WR[wd]8i+7-t..8i
  endfor

BINSLI.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i+t || WR[wd]16i+15-t..16i
  endfor

BINSLI.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i+t || WR[wd]32i+31-t..32i
  endfor

BINSLI.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i+t || WR[wd]64i+63-t..64i
  endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	111	df	wt	ws	wd	3R 001101

6                   3           2           5           5           5           6

**Format:** BINSR.df

```
BINSR.B wd,ws,wt
BINSR.H wd,ws,wt
BINSR.W wd,ws,wt
BINSR.D wd,ws,wt
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** Vector Bit Insert Right

Vector selected right most bits copy while preserving destination left bits.

**Description:** `wd[i] ← bit_insert_right(wd[i], ws[i], wt[i])`

Copy least significant (right) bits in each element of vector *ws* to elements in vector *wd* while preserving the most significant (left) bits. The number of bits to copy is given by the elements in vector *wt* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
BINSR.B
for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[wd]8i+7..8i+t+1 || WR[ws]8i+t..8i
endfor

BINSR.H
for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[wd]16i+15..16i+t+1 || WR[ws]16i+t..16i
endfor

BINSR.W
for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[wd]32i+31..32i+t+1 || WR[ws]32i+t..32i
endfor

BINSR.D
for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[wd]64i+63..64i+t+1 || WR[ws]64i+t..64i
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	111	df/m	ws	wd	BIT 001001	MSA MSA MSA MSA

6                   3                   7                   5                   5                   6

**Format:** BINSRI.df

```
BINSRI.B wd,ws,m
BINSRI.H wd,ws,m
BINSRI.W wd,ws,m
BINSRI.D wd,ws,m
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** Immediate Bit Insert Right

Immediate selected right most bits copy while preserving destination left bits.

**Description:** `wd[i] ← bit_insert_right(wd[i], ws[i], m)`

Copy least significant (right) bits in each element of vector *ws* to elements in vector *wd* while preserving the most significant (left) bits. The number of bits to copy is given by the immediate *m* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
BINSRI.B
t ← m
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[wd]8i+7..8i+t+1 || WR[ws]8i+t..8i
endfor

BINSRI.H
t ← m
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[wd]16i+15..16i+t+1 || WR[ws]16i+t..16i
endfor

BINSRI.W
t ← m
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[wd]32i+31..32i+t+1 || WR[ws]32i+t..32i
endfor

BINSRI.D
t ← m
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[wd]64i+63..64i+t+1 || WR[ws]64i+t..64i
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110	00100	wt	ws	wd	VEC 011110	MSA

**Format:** BMNZ . V  
BMNZ . V wd, ws, wt

**Purpose:** Vector Bit Move If Not Zero

Vector mask-based copy bits on the condition mask being set.

**Description:**  $wd \leftarrow (ws \text{ AND } wt) \text{ OR } (wd \text{ AND NOT } wt)$

Copy to destination vector  $wd$  all bits from source vector  $ws$  for which the corresponding bits from target vector  $wt$  are 1 and leaves unchanged all destination bits for which the corresponding target bits are 0.

The operands and results are bit vector values.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

$\text{WR}[wd] \leftarrow (\text{WR}[ws] \text{ and } \text{WR}[wt]) \text{ or } (\text{WR}[wd] \text{ and not } \text{WR}[wt])$

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23		16 15	11 10	6 5	0
	MSA 011110	00	i8	ws	wd	I8 000001

6                    2                    8                    5                    5                    6

**Format:** BMNZI.B  
BMNZI.B wd, ws, i8

MSA

**Purpose:** Immediate Bit Move If Not Zero

Immediate mask-based copy bits on the condition mask being set.

**Description:**  $wd[i] \leftarrow (ws[i] \text{ AND } i8) \text{ OR } (wd[i] \text{ AND NOT } i8)$

Copy to destination vector  $wd$  all bits from source vector  $ws$  for which the corresponding bits from immediate  $i8$  are 1 and leaves unchanged all destination bits for which the corresponding immediate bits are 0.

The operands and results are vector values in integer byte data format.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

$WR[wd] \leftarrow (WR[ws]_{8i+7..8i} \text{ and } i8_{7..0}) \text{ or } (WR[wd]_{8i+7..8i} \text{ and not } i8_{7..0})$

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110	00101	wt	ws	wd	VEC 011110	MSA

**Format:** BMZ.V  
BMZ.V wd, ws, wt

**Purpose:** Vector Bit Move If Zero

Vector mask-based copy bits on the condition mask being clear.

**Description:**  $wd \leftarrow (ws \text{ AND NOT } wt) \text{ OR } (wd \text{ AND } wt)$

Copy to destination vector  $wd$  all bits from source vector  $ws$  for which the corresponding bits from target vector  $wt$  are 0 and leaves unchanged all destination bits for which the corresponding target bits are 1.

The operands and results are bit vector values.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

$WR[wd] \leftarrow (WR[ws] \text{ and not } WR[wt]) \text{ or } (WR[wd] \text{ and } WR[wt])$

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23	16 15	11 10	6 5	0
MSA 011110	01	i8	ws	wd	I8 000001

6                    2                    8                    5                    5                    6

**Format:** BMZI.B

BMZI.B wd, ws, i8

MSA

**Purpose:** Immediate Bit Move If Zero

Immediate mask-based copy bits on the condition mask being clear.

**Description:**  $wd[i] \leftarrow (ws[i] \text{ AND NOT } i8) \text{ OR } (wd[i] \text{ AND } i8)$ Copy to destination vector  $wd$  all bits from source vector  $ws$  for which the corresponding bits from immediate  $i8$  are 0 and leaves unchanged all destination bits for which the corresponding immediate bits are 1.

The operands and results are vector values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:** $WR[wd] \leftarrow (WR[ws] \text{ and not } i8_{7..0}) \text{ or } (WR[wd] \text{ and } i8_{7..0})$ **Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	wt	ws	wd	3R 001101

**Format:** BNEG.df

BNEG.B wd, ws, wt  
 BNEG.H wd, ws, wt  
 BNEG.W wd, ws, wt  
 BNEG.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Bit Negate

Vector selected bit position negate in each element.

**Description:**  $wd[i] \leftarrow \text{bit\_negate}(ws[i], wt[i])$ Negate (complement) one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

BNEG.B
  for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i xor (07-t || 1 || 0t)
  endfor

BNEG.H
  for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i xor (015-t || 1 || 0t)
  endfor

BNEG.W
  for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i xor (031-t || 1 || 0t)
  endfor

BNEG.D
  for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i xor (063-t || 1 || 0t)
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	101	df/m	ws	wd	BIT 001001	6

**Format:** BNEGI . df  
 BNEGI . B wd, ws, m  
 BNEGI . H wd, ws, m  
 BNEGI . W wd, ws, m  
 BNEGI . D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Bit Negate

Immediate selected bit position negate in each element.

**Description:**  $wd[i] \leftarrow \text{bit\_negate}(ws[i], m)$

Negate (complement) one bit in each element of vector  $ws$ . The bit position is given by the immediate  $m$  modulo the size of the element in bits. The result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
BNEGI.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i xor (07-t || 1 || 0t)
  endfor

BNEGI.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i xor (015-t || 1 || 0t)
  endfor

BNEGI.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i xor (031-t || 1 || 0t)
  endfor

BNEGI.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i xor (063-t || 1 || 0t)
  endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	0
COP1 010001	111	df	wt	s16

6                    3                    2                    5                    16

**Format:** BNZ.df

BNZ.B wt,s16	MSA
BNZ.H wt,s16	MSA
BNZ.W wt,s16	MSA
BNZ.D wt,s16	MSA

**Purpose:** Immediate Branch If All Elements Are Not Zero

Immediate PC offset branch if all destination elements are not zero.

**Description:** if  $wt[i] \neq 0$  for all  $i$  then branch PC-relative s16PC-relative branch if all elements in  $wt$  are not zero.The branch instruction has a delay slot.  $s16$  is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.**Restrictions:**Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.**Operation:**

```

BNZ.B
    branch(WR[wt]8i+7..8i ≠ 0 for all i, s16)

BNZ.H
    branch(WR[wt]16i+15..16i ≠ 0 for all i, s16)

BNZ.W
    branch(WR[wt]32i+31..32i ≠ 0 for all i, s16)

BNZ.D
    branch(WR[wt]64i+63..64i ≠ 0 for all i, s16)

function branch(cond, offset)
    if cond then
        I: target_offset ← (offset9)GPRLEN-12 || offset9..0 || 0^2
        I+1: PC ← PC + target_offset
    endif
endfunction branch

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	0
COP1 010001	01111	wt	s16	

6                    5                    5                    16

**Format:** BNZ.V  
BNZ.V wt, s16

MSA

**Purpose:** Immediate Branch If Not Zero (At Least One Element of Any Format Is Not Zero)

Immediate PC offset branch if destination vector is not zero.

**Description:** if *wt* ≠ 0 then branch PC-relative *s16*

PC-relative branch if at least one bit in *wt* is not zero, i.e. at least one element is not zero regardless of the data format.

The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

#### Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

#### Operation:

```

branch(WR[wt] ≠ 0, s16)

function branch(cond, offset)
    if cond then
        I:   target_offset ← (offset9)GPRLEN-12 || offset9..0 || 0^2
        I+1: PC ← PC + target_offset
    endif
endfunction branch

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110	00110	wt	ws	wd	VEC 011110	6

6                    5                    5                    5                    5                    6

**Format:** BSEL.V  
BSEL.V wd, ws, wt

MSA

**Purpose:** Vector Bit Select

Vector mask-based copy bits from two source vectors selected by the bit mask value

**Description:**  $wd \leftarrow (ws \text{ AND NOT } wd) \text{ OR } (wt \text{ AND } wd)$

Selectively copy bits from the source vectors  $ws$  and  $wt$  into destination vector  $wd$  based on the corresponding bit in  $wd$ : if 0 copies the bit from  $ws$ , if 1 copies the bit from  $wt$ .

#### Restrictions:

The operands and results are bit vector values.

#### Operation:

$\text{WR}[wd] \leftarrow (\text{WR}[ws] \text{ and not } \text{WR}[wd]) \text{ or } (\text{WR}[wt] \text{ and } \text{WR}[wd])$

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23		16 15	11 10	6 5	0
MSA 011110	10	i8	ws	wd	I8 000001	6

6                    2                    8                    5                    5                    6

**Format:** BSELI.B  
BSELI.B wd, ws, i8

MSA

**Purpose:** Immediate Bit Select

Immediate mask-based copy bits from two source vectors selected by the bit mask value

**Description:**  $wd \leftarrow (ws \text{ AND NOT } wd) \text{ OR } (i8 \text{ AND } wd)$

Selectively copy bits from the 8-bit immediate  $i8$  and source vector  $ws$  into destination vector  $wd$  based on the corresponding bit in  $wd$ : if 0 copies the bit from  $ws$ , if 1 copies the bit from  $i8$ .

#### Restrictions:

The operands and results are bit vector values.

#### Operation:

```
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ←
        (WR[ws]8i+7..8i and not WR[wd]8i+7..8i) or (i87..0 and WR[wd]8i+7..8i)
endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 001101

**Format:** BSET.df

BSET.B wd,ws,wt  
 BSET.H wd,ws,wt  
 BSET.W wd,ws,wt  
 BSET.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Bit Set

Vector selected bit position set in each element.

**Description:**  $wd[i] \leftarrow \text{bit\_set}(ws[i], wt[i])$ Set to 1 one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

BSET_S.B
  for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i or (07-t || 1 || 0t)
  endfor

BSET_S.H
  for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i or (015-t || 1 || 0t)
  endfor

BSET_S.W
  for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i or (031-t || 1 || 0t)
  endfor

BSET_S.D
  for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i or (063-t || 1 || 0t)
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	100	df/m	ws	wd	BIT 001001	6

**Format:** BSETI .df  
 BSETI .B wd, ws, m  
 BSETI .H wd, ws, m  
 BSETI .W wd, ws, m  
 BSETI .D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

### Purpose:

Immediate Bit Set

Immediate selected bit position set in each element.

**Description:**  $wd[i] \leftarrow \text{bit\_set}(ws[i], m)$

Set to 1 one bit in each element of vector  $ws$ . The bit position is given by the immediate  $m$ . The result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

### Restrictions:

No data-dependent exceptions are possible.

### Operation:

```
BSETI_S.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i or (07-t || 1 || 0t)
  endfor

BSETI_S.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i or (015-t || 1 || 0t)
  endfor

BSETI_S.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i or (031-t || 1 || 0t)
  endfor

BSETI_S.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i or (063-t || 1 || 0t)
  endfor
```

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	0
COP1 010001	110	df	wt	s16

6                   3           2           5                   16

**Format:** BZ.df

BZ.B wt,s16	MSA
BZ.H wt,s16	MSA
BZ.W wt,s16	MSA
BZ.D wt,s16	MSA

**Purpose:** Immediate Branch If At Least One Element Is Zero

Immediate PC offset branch if at least one destination element is zero.

**Description:** if  $wt[i] = 0$  for some  $i$  then branch PC-relative  $s16$

PC-relative branch if at least one element in  $wt$  is zero.

The branch instruction has a delay slot.  $s16$  is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

**Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

**Operation:**

```

BZ.B
for i in 0 .. WRLEN/8-1
    branch(WR[wt]8i+7..8i = 0, s16)
endfor

BZ.H
for i in 0 .. WRLEN/16-1
    branch(WR[wt]16i+15..16i = 0, s16)
endfor

BZ.W
for i in 0 .. WRLEN/32-1
    branch(WR[wt]32i+31..32i = 0, s16)
endfor

BZ.D
for i in 0 .. WRLEN/64-1
    branch(WR[wt]64i+63..64i = 0, s16)
endfor

function branch(cond, offset)
if cond then
    I: target_offset ← (offset9)GPRLEN-12 || offset9..0 || 0^2
    I+1: PC ← PC + target_offset
endif
endfunction branch

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	0
COP1 010001	01011	wt	s16	

6                    5                    5                    16

**Format:** BZ.V  
BZ.V wt, s16

MSA

**Purpose:** Immediate Branch If Zero (All Elements of Any Format Are Zero)

Immediate PC offset branch if destination vector is zero.

**Description:** if *wt* = 0 then branch PC-relative *s16*

PC-relative branch if all *wt* bits are zero, i.e. all elements are zero regardless of the data format.

The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

#### Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

#### Operation:

```

branch(WR[wt] = 0, s16)

function branch(cond, offset)
    if cond then
        I: target_offset ← (offset9)GPRLEN-12 || offset9..0 || 0^2
        I+1: PC ← PC + target_offset
    endif
endfunction branch

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 001111	MSA MSA MSA MSA

6                   3           2           5           5           5           6

**Format:** CEQ.df

CEQ.B wd,ws,wt  
 CEQ.H wd,ws,wt  
 CEQ.W wd,ws,wt  
 CEQ.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Compare Equal

Vector to vector compare for equality; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] = wt[i])$ 

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  elements are equal, otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

CEQ.B
for i in 0 .. WRLEN/8-1
    c ← WR[ws]8i+7..8i = WR[wt]8i+7..8i
    WR[wd]8i+7..8i ← c8
endfor

CEQ.H
for i in 0 .. WRLEN/16-1
    c ← WR[ws]16i+15..16i = WR[wt]16i+15..16i
    WR[wd]16i+15..16i ← c16
endfor

CEQ.W
for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i = WR[wt]32i+31..32i
    WR[wd]32i+31..32i ← c32
endfor

CEQ.D
for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i = WR[wt]64i+63..64i
    WR[wd]64i+63..64i ← c64
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	000	df	s5	ws	wd	I5 000111

**Format:** CEQI.df

CEQI.B wd, ws, s5  
 CEQI.H wd, ws, s5  
 CEQI.W wd, ws, s5  
 CEQI.D wd, ws, s5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Compare Equal

Immediate to vector compare for equality; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] = s5)$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  element and the 5-bit signed immediate  $s5$  are equal, otherwise set all bits to 0.The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

CEQI.B
  t ← (s54)3 || s54..0
  for i in 0 .. WRLEN/8-1
    c ← WR[ws]8i+7..8i = t
    WR[wd]8i+7..8i ← c8
  endfor

CEQI.H
  t ← (s54)11 || s54..0
  for i in 0 .. WRLEN/16-1
    c ← WR[ws]16i+15..16i = t
    WR[wd]16i+15..16i ← c16
  endfor

CEQI.W
  t ← (s54)27 || s54..0
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i = t
    WR[wd]32i+31..32i ← c32
  endfor

CEQI.D
  t ← (s54)59 || s54..0
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i = t
    WR[wd]64i+63..64i ← c64
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	16 15	11 10	6 5	0
MSA 011110 6	0001111110 10	cs 5	rd 5	ELM 011001 6	MSA

**Format:** CFCMSA

CFCMSA rd,cs

MSA

**Purpose:** GPR Copy from MSA Control Register

GPR value copied from MSA control register.

**Description:**  $rd \leftarrow \text{signed}(cs)$ The sign extended content of MSA control register  $cs$  is copied to GPR  $rd$ .**Restrictions:**The read operation returns ZERO if  $cs$  specifies a reserved register or a register that does not exist.**Operation:**

```

if cs = 0 then
    GPR[rd] ← sign_extend(MSAIR, 64)
elseif cs = 1 then
    GPR[rd] ← sign_extend(MSACSR, 64)
elseif MSAIRWRP = 1 then
    if cs = 2 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAAccess, 64)
    elseif cs = 3 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSASave, 64)
    elseif cs = 4 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAModify, 64)
    elseif cs = 5 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAReset, 64)
    elseif cs = 6 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAMap, 64)
    elseif cs = 7 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAUnmap, 64)
    else

```

```
        GPR[rd] = 0
    endif
else
    GPR[rd] = 0
endif
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, Coprocessor 0 Unusable Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 001111

6                   3           2           5           5           5           6

**Format:** CLE\_S.df  
 CLE\_S.B wd, ws, wt  
 CLE\_S.H wd, ws, wt  
 CLE\_S.W wd, ws, wt  
 CLE\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Compare Signed Less Than or Equal

Vector to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq wt[i])$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  elements are signed less than or equal to  $wt$  elements, otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
CLE_S.B
  for i in 0 .. WRLEN/8-1
    c ← WR[ws]8i+7..8i ≤ WR[wt]8i+7..8i
    WR[wd]8i+7..8i ← c8
  endfor

  CLE_S.H
  for i in 0 .. WRLEN/16-1
    c ← WR[ws]16i+15..16i ≤ WR[wt]16i+15..16i
    WR[wd]16i+15..16i ← c16
  endfor

  CLE_S.W
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i ≤ WR[wt]32i+31..32i
    WR[wd]32i+31..32i ← c32
  endfor

  CLE_S.D
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i ≤ WR[wt]64i+63..64i
    WR[wd]64i+63..64i ← c64
  endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	wt	ws	wd	3R 001111

6                   3           2           5           5           5           6

**Format:** CLE\_U.df  
 CLE\_U.B wd,ws,wt  
 CLE\_U.H wd,ws,wt  
 CLE\_U.W wd,ws,wt  
 CLE\_U.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Compare Unsigned Less Than or Equal

Vector to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq wt[i])$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  elements are unsigned less than or equal to  $wt$  elements, otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
CLE_U.B
  for i in 0 .. WRLEN/8-1
    c ← (0 || WR[ws]8i+7..8i) ≤ (0 || WR[wt]8i+7..8i)
    WR[wd]8i+7..8i ← c8
  endfor

CLE_U.H
  for i in 0 .. WRLEN/16-1
    c ← (0 || WR[ws]16i+15..16i) ≤ (0 || WR[wt]16i+15..16i)
    WR[wd]16i+15..16i ← c16
  endfor

CLE_U.W
  for i in 0 .. WRLEN/32-1
    c ← (0 || WR[ws]32i+31..32i) ≤ (0 || WR[wt]32i+31..32i)
    WR[wd]32i+31..32i ← c32
  endfor

CLE_U.D
  for i in 0 .. WRLEN/64-1
    c ← (0 || WR[ws]64i+63..64i) ≤ (0 || WR[wt]64i+63..64i)
    WR[wd]64i+63..64i ← c64
  endfor
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	s5	ws	wd	15 000111

6                   3           2           5           5           5           6

**Format:** CLEI\_S.df  
 CLEI\_S.B wd, ws, s5  
 CLEI\_S.H wd, ws, s5  
 CLEI\_S.W wd, ws, s5  
 CLEI\_S.D wd, ws, s5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Compare Signed Less Than or Equal

Immediate to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq s5)$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  element is less than or equal to the 5-bit signed immediate  $s5$ , otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
CLEI_S.B
  t ← (s54)3 || s54..0
  for i in 0 .. WRLEN/8-1
    c ← WR[ws]8i+7..8i ≤ t
    WR[wd]8i+7..8i ← c8
  endfor

CLEI_S.H
  t ← (s54)11 || s54..0
  for i in 0 .. WRLEN/16-1
    c ← WR[ws]16i+15..16i ≤ t
    WR[wd]16i+15..16i ← c16
  endfor

CLEI_S.W
  t ← (s54)27 || s54..0
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i ≤ t
    WR[wd]32i+31..32i ← c32
  endfor

CLEI_S.D
  t ← (s54)59 || s54..0
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i ≤ t
    WR[wd]64i+63..64i ← c64
  endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	u5	ws	wd	15 000111

6                   3           2           5           5           5           6

**Format:** CLEI\_U.df  
 CLEI\_U.B wd, ws, u5  
 CLEI\_U.H wd, ws, u5  
 CLEI\_U.W wd, ws, u5  
 CLEI\_U.D wd, ws, u5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Compare Unsigned Less Than or Equal

Immediate to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq u5)$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  element is unsigned less than or equal to the 5-bit unsigned immediate  $u5$ , otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
CLEI_U.B
  t ← 03 || u54..0
  for i in 0 .. WRLEN/8-1
    c ← (0 || WR[ws]8i+7..8i) ≤ (0 || t)
    WR[wd]8i+7..8i ← c8
  endfor

CLEI_U.H
  t ← 011 || u54..0
  for i in 0 .. WRLEN/16-1
    c ← (0 || WR[ws]16i+15..16i) ≤ (0 || t)
    WR[wd]16i+15..16i ← c16
  endfor

CLEI_U.W
  t ← 027 || u54..0
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i ≤ (0 || t)
    WR[wd]32i+31..32i ← c32
  endfor

CLEI_U.D
  t ← 059 || u54..0
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i ≤ (0 || t)
    WR[wd]64i+63..64i ← c64
  endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 001111

6                   3           2           5           5           5           6

**Format:** CLT\_S.df  
 CLT\_S.B wd, ws, wt  
 CLT\_S.H wd, ws, wt  
 CLT\_S.W wd, ws, wt  
 CLT\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

### Purpose:

Vector Compare Signed Less Than

Vector to vector compare for signed less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] < wt[i])$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  elements are signed less than  $wt$  elements, otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

### Restrictions:

No data-dependent exceptions are possible.

### Operation:

```

CLT_S.B
  for i in 0 .. WRLEN/8-1
    c ← WR[ws]8i+7..8i < WR[wt]8i+7..8i
    WR[wd]8i+7..8i ← c8
  endfor

CLT_S.H
  for i in 0 .. WRLEN/16-1
    c ← WR[ws]16i+15..16i < WR[wt]16i+15..16i
    WR[wd]16i+15..16i ← c16
  endfor

CLT_S.W
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i < WR[wt]32i+31..32i
    WR[wd]32i+31..32i ← c32
  endfor

CLT_S.D
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i < WR[wt]64i+63..64i
    WR[wd]64i+63..64i ← c64
  endfor

```

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	011	df	wt	ws	wd	3R 001111	MSA MSA MSA MSA

**Format:** CLT\_U.df  
 CLT\_U.B wd, ws, wt  
 CLT\_U.H wd, ws, wt  
 CLT\_U.W wd, ws, wt  
 CLT\_U.D wd, ws, wt

**Purpose:** Vector Compare Unsigned Less Than

Vector to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] < wt[i])$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  elements are unsigned less than  $wt$  elements, otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

CLT_U.B
  for i in 0 .. WRLEN/8-1
    c ← (0 || WR[ws]8i+7..8i) < (0 || WR[wt]8i+7..8i)
    WR[wd]8i+7..8i ← c8
  endfor

CLT_U.H
  for i in 0 .. WRLEN/16-1
    c ← (0 || WR[ws]16i+15..16i) < (0 || WR[wt]16i+15..16i)
    WR[wd]16i+15..16i ← c16
  endfor

CLT_U.W
  for i in 0 .. WRLEN/32-1
    c ← (0 || WR[ws]32i+31..32i) < (0 || WR[wt]32i+31..32i)
    WR[wd]32i+31..32i ← c32
  endfor

CLT_U.D
  for i in 0 .. WRLEN/64-1
    c ← (0 || WR[ws]64i+63..64i) < (0 || WR[wt]64i+63..64i)
    WR[wd]64i+63..64i ← c64
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	s5	ws	wd	15 000111

6                   3           2           5           5           5           6

**Format:** CLTI\_S.df  
 CLTI\_S.B wd, ws, s5  
 CLTI\_S.H wd, ws, s5  
 CLTI\_S.W wd, ws, s5  
 CLTI\_S.D wd, ws, s5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Compare Signed Less Than

Immediate to vector compare for signed less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] < s5)$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  element is less than the 5-bit signed immediate  $s5$ , otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

CLTI_S.B
  t ← (s54)3 || s54..0
  for i in 0 .. WRLEN/8-1
    c ← WR[ws]8i+7..8i < t
    WR[wd]8i+7..8i ← c8
  endfor

CLTI_S.H
  t ← (s54)11 || s54..0
  for i in 0 .. WRLEN/16-1
    c ← WR[ws]16i+15..16i < t
    WR[wd]16i+15..16i ← c16
  endfor

CLTI_S.W
  t ← (s54)27 || s54..0
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i < t
    WR[wd]32i+31..32i ← c32
  endfor

CLTI_S.D
  t ← (s54)59 || s54..0
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i < t
    WR[wd]64i+63..64i ← c64
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	011	df	u5	ws	wd	15 000111

6                   3           2           5           5           5           6

**Format:** CLTI\_U.df  
 CLTI\_U.B wd, ws, u5  
 CLTI\_U.H wd, ws, u5  
 CLTI\_U.W wd, ws, u5  
 CLTI\_U.D wd, ws, u5

MSA  
 MSA  
 MSA  
 MSA

### Purpose: Immediate Compare Unsigned Less Than

Immediate to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] < u5)$

Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  element is unsigned less than the 5-bit unsigned immediate  $u5$ , otherwise set all bits to 0.

The operands and results are values in integer data format  $df$ .

### Restrictions:

No data-dependent exceptions are possible.

### Operation:

```

CLTI_U.B
  t ← 03 || u54..0
  for i in 0 .. WRLEN/8-1
    c ← (0 || WR[ws]8i+7..8i) < (0 || t)
    WR[wd]8i+7..8i ← c8
  endfor

CLTI_U.H
  t ← 011 || u54..0
  for i in 0 .. WRLEN/16-1
    c ← (0 || WR[ws]16i+15..16i) < (0 || t)
    WR[wd]16i+15..16i ← c16
  endfor

CLTI_U.W
  t ← 027 || u54..0
  for i in 0 .. WRLEN/32-1
    c ← WR[ws]32i+31..32i < (0 || t)
    WR[wd]32i+31..32i ← c32
  endfor

CLTI_U.D
  t ← 059 || u54..0
  for i in 0 .. WRLEN/64-1
    c ← WR[ws]64i+63..64i < (0 || t)
    WR[wd]64i+63..64i ← c64
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21	16 15	11 10	6 5	0
MSA 011110	0010	df/n	ws	rd	ELM 011001	6

6                    4                    6                    5                    5                    6

**Format:** COPY\_S.df  
 COPY\_S.B rd, ws[n]  
 COPY\_S.H rd, ws[n]  
 COPY\_S.W rd, ws[n]  
 COPY\_S.D rd, ws[n]

MSA  
 MSA  
 MSA  
**MIPS64 MSA**

**Purpose:** Element Copy to GPR Signed

Element value sign extended and copied to GPR.

**Description:**  $rd \leftarrow \text{signed}(ws[n])$

Sign-extend element  $n$  of vector  $ws$  and copy the result to GPR  $rd$ .

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
COPY_S.B
GPR[rd] ← sign_extend(WR[ws]8n+7..8n, 64)

COPY_S.H
GPR[rd] ← sign_extend(WR[ws]16n+15..16n, 64)

COPY_S.W
GPR[rd] ← sign_extend(WR[ws]32n+31..32n, 64)

COPY_S.D
GPR[rd] ← WR[ws]64n+63..64n

function sign_extend(tt, n)
    return (ttn-1)GPREN-n || ttn-1..0
endfunction sign_extend
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21	16 15	11 10	6 5	0
MSA 011110	0011	df/n	ws	rd	ELM 011001	

6                    4                    6                    5                    5                    6

**Format:** COPY\_U.df  
 COPY\_U.B rd, ws [n]  
 COPY\_U.H rd, ws [n]  
 COPY\_U.W rd, ws [n]

MSA  
 MSA  
**MIPS64 MSA**

**Purpose:** Element Copy to GPR Unsigned  
 Element value zero extended and copied to GPR.

**Description:**  $rd \leftarrow \text{unsigned}(ws[n])$   
 Zero-extend element  $n$  of vector  $ws$  and copy the result to GPR  $rd$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
COPY_U.B
GPR[rd] ← zero_extend(WR[ws]8n+7..8n, 64)

COPY_U.H
GPR[rd] ← zero_extend(WR[ws]16n+15..16n, 64)

COPY_U.W
GPR[rd] ← zero_extend(WR[ws]32n+31..32n, 64)

function zero_extend(tt, n)
    return 0GPRLEN-n || ttn-1..0
endfunction zero_extend
```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	16 15	11 10	6 5	0
MSA 011110 6	0000111110 10	rs 5	cd 5	ELM 011001 6	MSA

**Format:** CTCMSA  
CTCMSA cd, rs

MSA

**Purpose:** GPR Copy to MSA Control Register

GPR value copied to MSA control register.

**Description:**  $cd \leftarrow rs$

The content of the least significant 31 bits of GPR  $rs$  is copied to MSA control register  $cd$ .

Writing to the MSA Control and Status Register  $MSACSR$  causes the appropriate exception if any Cause bit and its corresponding Enable bit are both set. The register is written before the exception occurs and the EPC register contains the address of the CTCMSA instruction.

#### Restrictions:

The write attempt is IGNORED if  $cd$  specifies a reserved register or a register that does not exist or is not writable.

#### Operation:

```

if cd = 1 then
    MSACSR ← GPR[rs]31..0
    if MSACSRCause and (1 || MSACSREnables) ≠ 0 then
        SignalException(MSAFloatingPointException)
    endif
elseif MSAIRWRP = 1 then
    if cd = 3 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSASave ← GPR[rs]31..0
    elseif cd = 4 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSAModify ← GPR[rs]31..0
    elseif cd = 6 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSAMap ← GPR[rs]31..0
    elseif cd = 7 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSAUnmap ← GPR[rs]31..0
    endif
endif

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception, Coprocessor 0 Unusable

Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 010010

**Format:** DIV\_S.df  
 DIV\_S.B wd, ws, wt  
 DIV\_S.H wd, ws, wt  
 DIV\_S.W wd, ws, wt  
 DIV\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Divide

Vector signed divide.

**Description:**  $wd[i] \leftarrow ws[i] \text{ div } wt[i]$

The signed integer elements in vector *ws* are divided by signed integer elements in vector *wt*. The result is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

DIV_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i div WR[wt]8i+7..8i
  endfor

DIV_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i div WR[wt]16i+15..16i
  endfor

DIV_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i div WR[wt]32i+31..32i
  endfor

DIV_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i div WR[wt]64i+63..64i
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	wt	ws	wd	3R 010010

6                   3           2           5           5           5           6

**Format:** DIV\_U.df  
 DIV\_U.B wd, ws, wt  
 DIV\_U.H wd, ws, wt  
 DIV\_U.W wd, ws, wt  
 DIV\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Divide

Vector unsigned divide.

**Description:**  $wd[i] \leftarrow ws[i] \text{ udiv } wt[i]$

The unsigned integer elements in vector *ws* are divided by unsigned integer elements in vector *wt*. The result is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

DIV_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i udiv WR[wt]8i+7..8i
  endfor

DIV_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i udiv WR[wt]16i+15..16i
  endfor

DIV_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i udiv WR[wt]32i+31..32i
  endfor

DIV_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i udiv WR[wt]64i+63..64i
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	8	7	6	5	0
6	5	5	5	3	2		6		
SPECIAL 000000	rs	rt	rd	000	sa	DLSA 010101			

**Format:** DLSA

DLSA rd,rs,rt,sa

MSA

**Purpose:** Doubleword Left Shift Add

To left-shift a doubleword by a fixed number of bits and add the result to another doubleword.

**Description:** GPR [rd]  $\leftarrow$  (GPR [rs]  $\ll$  (sa + 1)) + GPR [rt]

The 64-bit doubleword value in GPR rs is shifted left, inserting zeros into the emptied bits; the 64-bit doubleword result is added to the 64-bit value in GPR rt and the 64-bit arithmetic result is placed into GPR rd.

No Integer Overflow exception occurs under any circumstances.

**Restrictions:**

A Reserved Instruction Exception is signaled if access to 64-bit operations is not enabled or MSA implementation is not present.

**Operation:**

```

if Are64bitOperationsEnabled() and Config3MSAP = 1 then
    s  $\leftarrow$  sa + 1
    temp  $\leftarrow$  (GPR[rs](63-s)..0 || 0s) + GPR[rt]
    GPR[rd]  $\leftarrow$  temp63..0
else
    SignalException(ReservedInstruction)
endif

```

**Exceptions:**

Reserved Instruction Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 010011

6                   3           2           5           5           5           6

**Format:** DOTP\_S.df  
 DOTP\_S.H wd, ws, wt  
 DOTP\_S.W wd, ws, wt  
 DOTP\_S.D wd, ws, wt

MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Dot Product

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow \text{signed}(ws[2i+1]) * \text{signed}(wt[2i+1]) + \text{signed}(ws[2i]) * \text{signed}(wt[2i])$

The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

DOTP_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← dotp_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
  endfor

DOTP_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← dotp_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
  endfor

DOTP_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← dotp_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
  endfor

function mulx_s(ts, tt, n)
  s ← (tsn-1)n || tsn-1..0
  t ← (ttn-1)n || ttn-1..0
  p ← s * t
  return p2n-1..0
endfunction mulx_s

function dotp_s(ts, tt, n)
  p1 ← mulx_s(ts2n-1..n, tt2n-1..n, n)
  p0 ← mulx_s(tsn-1..0, ttn-1..0, n)
  p ← p1 + p0
  return p2n-1..0
endfunction dotp_s

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15		11 10		6 5		0		
6	MSA 011110	3	001	df	2	wt	5	ws	5	wd	6	3R 010011

**Format:** DOTP\_U.df

```
DOTP_U.H wd, ws, wt
DOTP_U.W wd, ws, wt
DOTP_U.D wd, ws, wt
```

MSA  
MSA  
MSA

**Purpose:** Vector Unsigned Dot Product

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow \text{unsigned}(ws[2i+1]) * \text{unsigned}(wt[2i+1]) + \text{unsigned}(ws[2i]) * \text{unsigned}(wt[2i])$

The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
DOTP_U.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← dotp_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
endfor

DOTP_U.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← dotp_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
endfor

DOTP_U.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← dotp_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
endfor

function mulx_u(ts, tt, n)
    s ← 0n || tsn-1..0
    t ← 0n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function dotp_u(ts, tt, n)
    p1 ← mulx_u(ts2n-1..n, tt2n-1..n, n)
    p0 ← mulx_u(tsn-1..0, ttn-1..0, n)
    p ← p1 + p0
    return p2n-1..0
endfunction dotp_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 010011

**Format:** DPADD\_S.df

DPADD\_S.H wd, ws, wt

MSA

DPADD\_S.W wd, ws, wt

MSA

DPADD\_S.D wd, ws, wt

MSA

**Purpose:** Vector Signed Dot Product and Add

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width elements.

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + \text{signed}(ws[2i+1]) * \text{signed}(wt[2i+1]) + \text{signed}(ws[2i]) * \text{signed}(wt[2i])$ The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector *wd*.The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

DPADD_S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ←
            WR[wd]16i+15..16i + dotp_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
    endfor

DPADD_S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            WR[wd]32i+31..32i + dotp_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
    endfor

DPADD_S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ←
            WR[wd]64i+63..64i + dotp_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
    endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function dotp_s(ts, tt, n)
    p1 ← mulx_s(ts2n-1..n, tt2n-1..n, n)
    p0 ← mulx_s(tsn-1..0, ttn-1..0, n)

```

```
p ← p1 + p0
return p2n-1..0
endfunction dotp_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	011	df	wt	ws	wd	3R 010011

**Format:** DPADD\_U.df

DPADD\_U.H wd, ws, wt

MSA

DPADD\_U.W wd, ws, wt

MSA

DPADD\_U.D wd, ws, wt

MSA

**Purpose:** Vector Unsigned Dot Product and Add

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width results.

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + \text{unsigned}(ws[2i+1]) * \text{unsigned}(wt[2i+1]) + \text{unsigned}(ws[2i]) * \text{unsigned}(wt[2i])$ The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector *wd*.The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

DPADD_U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ←
            WR[wd]16i+15..16i + dotp_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
    endfor

DPADD_U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            WR[wd]32i+31..32i + dotp_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
    endfor

DPADD_U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ←
            WR[wd]64i+63..64i + dotp_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
    endfor

function mulx_u(ts, tt, n)
    s ← 0n || tsn-1..0
    t ← 0n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function dotp_u(ts, tt, n)
    p1 ← mulx_u(ts2n-1..n, tt2n-1..n, n)
    p0 ← mulx_u(tsn-1..0, ttn-1..0, n)

```

```
p ← p1 + p0
    return p2n-1..0
endfunction dotp_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 010011

6                   3           2           5           5           5           6

**Format:** DPSUB\_S.df

```
DPSUB_S.H wd,ws,wt
DPSUB_S.W wd,ws,wt
DPSUB_S.D wd,ws,wt
```

MSA  
MSA  
MSA

**Purpose:** Vector Signed Dot Product and Subtract

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) - (\text{signed}(ws[2i+1]) * \text{signed}(wt[2i+1]) + \text{signed}(ws[2i]) * \text{signed}(wt[2i]))$

The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a signed result twice the size of the input ope rands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector *wd* to a signed result.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
DPSUB_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ←
        WR[wd]16i+15..16i - dotp_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
endfor

DPSUB_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ←
        WR[wd]32i+31..32i - dotp_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
endfor

DPSUB_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ←
        WR[wd]64i+63..64i - dotp_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function dotp_s(ts, tt, n)
    p1 ← mulx_s(ts2n-1..n, tt2n-1..n, n)
    p0 ← mulx_s(tsn-1..0, ttn-1..0, n)
```

```
p ← p1 + p0
return p2n-1..0
endfunction dotp_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	wt	ws	wd	3R 010011

6                   3           2           5           5           5           6

**Format:** DPSUB\_U.df

```
DPSUB_U.H wd,ws,wt
DPSUB_U.W wd,ws,wt
DPSUB_U.D wd,ws,wt
```

MSA  
MSA  
MSA

**Purpose:** Vector Unsigned Dot Product and Subtract

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) - (\text{unsigned}(ws[2i+1]) * \text{unsigned}(wt[2i+1]) + \text{unsigned}(ws[2i]) * \text{unsigned}(wt[2i]))$

The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a positive, unsigned result twice the size of the input operands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector *wd* to a signed result.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
DPSUB_U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ←
            WR[wd]16i+15..16i - dotp_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
    endfor

DPSUB_U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            WR[wd]32i+31..32i - dotp_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
    endfor

DPSUB_U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ←
            WR[wd]64i+63..64i - dotp_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
    endfor

function mulx_u(ts, tt, n)
    s ← 0n || tsn-1..0
    t ← 0n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function dotp_u(ts, tt, n)
    p1 ← mulx_u(ts2n-1..n, tt2n-1..n, n)
    p0 ← mulx_u(tsn-1..0, ttn-1..0, n)
```

```
p ← p1 + p0
    return p2n-1..0
endfunction dotp_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0000	df	wt	ws	wd	3RF 011011

**Format:** FADD.df

FADD.W wd, ws, wt

FADD.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Addition

Vector floating-point addition.

**Description:**  $wd[i] \leftarrow ws[i] + wt[i]$ The floating-point elements in vector *wt* are added to the floating-point elements in vector *ws*. The result is written to vector *wd*.The add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The operands and results are values in floating-point data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FADD.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← AddFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FADD.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← AddFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function AddFP(tt, ts, n)
    /* Implementation defined add operation. */
endfunction AddFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0000	df	wt	ws	wd	3RF 011010

**Format:** FCAF.dfFCAF.W wd, ws, wt  
FCAF.D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Always False

Vector to vector floating-point quiet compare always false; all destination bits are clear.

**Description:**  $wd[i] \leftarrow \text{quietFalse}(ws[i], wt[i])$ Set all bits to 0 in  $wd$  elements. Signaling NaN elements in  $ws$  or  $wt$  signal Invalid Operation exception.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCAF.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← QuietFALSE(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

FCAF.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← QuietFALSE(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function QuietFALSE(tt, ts, n)
  /* Implementation defined signaling NaN test */
  return 0
endfunction QuietFALSE

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0010	df	wt	ws	wd	3RF 011010

**Format:** FCEQ.dfFCEQ.W wd, ws, wt  
FCEQ.D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Equal

Vector to vector floating-point quiet compare for equality; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] = \text{quiet}) \text{ wt}[i]$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are ordered and equal, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCEQ.W
  for i in 0 .. WRLEN/32-1
    c ← EqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FCEQ.D
  for i in 0 .. WRLEN/64-1
    c ← EqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function EqualFP(tt, ts, n)
  /* Implementation defined quiet equal compare operation. */
endfunction EqualFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010000	df	ws	wd	2RF 011110

**Format:** FCLASS.df  
 FCLASS.W wd, ws  
 FCLASS.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Class Mask

Vector floating-point class shown as a bit mask for Zero, Negative, Infinite, Subnormal, Quiet NaN, or Signaling NaN.

**Description:** `wd[i] ← class(ws[i])`

Store in each element of vector *wd* a bit mask reflecting the floating-point class of the corresponding element of vector *ws*.

The mask has 10 bits as follows. Bits 0 and 1 indicate NaN values: signaling NaN (bit 0) and quiet NaN (bit 1). Bits 2, 3, 4, 5 classify negative values: infinity (bit 2), normal (bit 3), subnormal (bit 4), and zero (bit 5). Bits 6, 7, 8, 9 classify positive values: infinity (bit 6), normal (bit 7), subnormal (bit 8), and zero (bit 9).

The input values and generated bit masks are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

FCLASS.W
  for i in 0 .. WRLEN/32-1
    c ← ClassFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← 022 || c9..0
  endfor

FCLASS.D
  for i in 0 .. WRLEN/64-1
    c ← ClassFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← 054 || c9..0
  endfor

  function ClassFP(tt, n)
    /* Implementation defined class operation. */
  endfunction ClassFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0110	df	wt	ws	wd	3RF 011010

**Format:** FCLE.df

FCLE.W wd, ws, wt

FCLE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Less or Equal

Vector to vector floating-point quiet compare for less than or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq (quiet) wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are ordered and either less than or equal to  $wt$  floating-point elements, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCLE.W
  for i in 0 .. WRLEN/32-1
    c ← LessFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    d ← EqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← (c | d)32
  endfor

FCLE.D
  for i in 0 .. WRLEN/64-1
    c ← LessFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    d ← EqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← (c | d)64
  endfor

function LessThanFP(tt, ts, n)
  /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP

function EqualFP(tt, ts, n)
  /* Implementation defined quiet equal compare operation. */
endfunction EqualFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0100	df	wt	ws	wd	3RF 011010

**Format:** FCLT.dfFCLT.W wd, ws, wt  
FCLT.D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Less Than

Vector to vector floating-point quiet compare for less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] < \text{quiet}) \text{ wt}[i]$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are ordered and less than  $wt$  floating-point elements, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCLT.W
  for i in 0 .. WRLEN/32-1
    c ← LessFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FCLT.D
  for i in 0 .. WRLEN/64-1
    c ← LessFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function LessThanFP(tt, ts, n)
  /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0011	df	wt	ws	wd	3RF 011100

**Format:** FCNE .df

FCNE.W wd, ws, wt

FCNE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Not Equal

Vector to vector floating-point quiet compare for not equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \neq \text{quiet}) \text{ wt}[i]$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are ordered and not equal, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCNE.W
  for i in 0 .. WRLEN/32-1
    c ← NotEqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FCNE.D
  for i in 0 .. WRLEN/64-1
    c ← NotEqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function NotEqualFP(tt, ts, n)
  /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0001	df	wt	ws	wd	3RF 011100

**Format:** FCOR.df

FCOR.W wd, ws, wt

FCOR.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Ordered

Vector to vector floating-point quiet compare ordered; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow ws[i] \text{ !? (quiet) } wt[i]$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCOR.W
  for i in 0 .. WRLEN/32-1
    c ← OrderedFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FCOR.D
  for i in 0 .. WRLEN/64-1
    c ← OrderedFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function OrderedFP(tt, ts, n)
  /* Implementation defined quiet ordered compare operation. */
endfunction OrderedFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0011	df	wt	ws	wd	3RF 011010

**Format:** FCUEQ.df

FCUEQ.W wd, ws, wt

FCUEQ.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Unordered or Equal

Vector to vector floating-point quiet compare for unordered or equality; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] == (quiet) wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are unordered or equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

```

FCUEQ.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← EqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d)32
    endfor

FCUEQ.D
    for i in 0 .. WRLEN/64-1
        c ← UnorderedFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← EqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← (c | d)64
    endfor

function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP

function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0111	df	wt	ws	wd	3RF 011010

**Format:** FCULE.df

FCULE.W wd, ws, wt

FCULE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Unordered or Less or Equal

Vector to vector floating-point quiet compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq ? (\text{quiet}) wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are unordered or less than or equal to  $wt$  floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

```

FCULE.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← LessFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        e ← EqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d | e)32
    endfor

    FCULE.D
    for i in 0 .. WRLEN/64-1
        c ← UnorderedFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← LessFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        e ← EqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← (c | d | e)64
    endfor

    function UnorderedFP(tt, ts, n)
        /* Implementation defined quiet unordered compare operation. */
    endfunction UnorderedFP

    function LessThanFP(tt, ts, n)
        /* Implementation defined quiet less than compare operation. */
    endfunction LessThanFP

```

```
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0101	df	wt	ws	wd	3RF 011010

**Format:** FCULT.df

FCULT.W wd, ws, wt

FCULT.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Unordered or Less Than

Vector to vector floating-point quiet compare for unordered or less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] <? (\text{quiet}) wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are unordered or less than  $wt$  floating-point elements, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCULT.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← LessFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d)32
    endfor

FCULT.D
    for i in 0 .. WRLEN/64-1
        c ← LessFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← UnorderedFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← c64
    endfor

function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP

function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0001	df	wt	ws	wd	3RF 011010

**Format:** FCUN.df

FCUN.W wd, ws, wt

FCUN.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Unordered

Vector to vector floating-point quiet compare unordered; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \text{ ?(quiet) } wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

```

FCUN.W
  for i in 0 .. WRLEN/32-1
    c ← UnorderedFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

  FCUN.D
  for i in 0 .. WRLEN/64-1
    c ← UnorderedFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

  function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
  endfunction UnorderedFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0010	df	wt	ws	wd	3RF 011100

**Format:** FCUNE . dfFCUNE . W wd, ws, wt  
FCUNE . D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Quiet Compare Unordered or Not Equal

Vector to vector floating-point quiet compare for unordered or not equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \neq? (\text{quiet}) \text{ wt}[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are unordered or not equal, otherwise set all bits to 0.The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FCUNE.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← NotEqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d)32
    endfor

FCUNE.D
    for i in 0 .. WRLEN/64-1
        c ← UnorderedFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← NotEqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← (c | d)64
    endfor

function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP

function NotEqualFP(tt, ts, n)
    /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0011	df	wt	ws	wd	3RF 011011

**Format:** FDIV.df

FDIV.W wd, ws, wt

FDIV.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Division

Vector floating-point division.

**Description:**  $wd[i] \leftarrow ws[i] / wt[i]$ The floating-point elements in vector *ws* are divided by the floating-point elements in vector *wt*. The result is written to vector *wd*.The divide operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The operands and results are values in floating-point data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FDIV.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← DivideFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FDIV.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← DivideFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function DivideFP(tt, ts, n)
    /* Implementation defined divide operation. */
endfunction DivideFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1000	df	wt	ws	wd	3RF 011011

**Format:** FEXDO.dfFEXDO.H wd, ws, wt  
FEXDO.W wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Down-Convert Interchange Format

Vector conversion to smaller interchange format.

**Description:** `left_half(wd)[i] ← down_convert(ws[i]); right_half(wd)[i] ← down_convert(wt[i])`The floating-point elements in vectors *ws* and *wt* are down-converted to a smaller interchange format, i.e. from 64-bit to 32-bit, or from 32-bit to 16-bit.The format down-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.16-bit floating-point results are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.The operands are values in floating-point data format double the size of *df*. The results are floating-point values in data format of *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FEXDO.H
    for i in 0 .. WRLEN/32-1
        f ← DownConvertFP(WR[ws]32i+31..32i, 32)
        g ← DownConvertFP(WR[wt]32i+31..32i, 32)
        WR[wd]16i+15+WRLEN/2..16i+WRLEN/2 ← f
        WR[wd]16i+15..16i ← g
    endfor

FEXDO.W
    for i in 0 .. WRLEN/64-1
        f ← DownConvertFP(WR[ws]64i+63..64i, 64)
        g ← DownConvertFP(WR[wt]64i+63..64i, 64)
        WR[wd]32i+31+WRLEN/2..32i+WRLEN/2 ← f
        WR[wd]32i+31..32i ← g
    endfor

function DownConvertFP(tt, n)
    /* Implementation defined format down-conversion. */
endfunction DownConvertFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0111	df	wt	ws	wd	3RF 011011

**Format:** FEXP2 .df  
 FEXP2 .W wd, ws, wt  
 FEXP2 .D wd, ws, wt

MSA  
 MSA

**Purpose:** Vector Floating-Point Base 2 Exponentiation

Vector floating-point base 2 exponentiation.

**Description:**  $wd[i] \leftarrow ws[i] * 2^{wt[i]}$

The floating-point elements in vector *ws* are scaled, i.e. multiplied, by 2 to the power of integer elements in vector *wt*. The result is written to vector *wd*.

The operation is the homogeneous **scaleB()** as defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The *ws* operands and *wd* results are values in floating-point data format *df*. The *wt* operands are values in integer data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FEXP2.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← Exp2FP(WR[ws]32i+31..32i, WR[wt]32i+31..32i)
  endfor

FEXP2.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← Exp2FP(WR[ws]64i+63..64i, WR[wt]64i+63..64i)
  endfor

  function Exp2FP(tt, ts, n)
    /* Implementation defined tt * 2ts operation. */
  endfunction Exp2FP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
6 MSA 011110	9 110011000	1 df	5 ws	5 wd	6 2RF 011110

**Format:** FEXUPL.df  
 FEXUPL.W wd, ws  
 FEXUPL.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Up-Convert Interchange Format Left

Vector left elements conversion to wider interchange format.

**Description:**  $wd[i] \leftarrow \text{up\_convert}(\text{left\_half}(ws)[i])$

The left half floating-point elements in vector  $ws$  are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector  $wd$ .

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format half the size of  $df$ . The results are floating-point values in data format  $df$ .

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FEXUPL.W
  for i in 0 .. WRLEN/32-1
    f ← UpConvertFP(WR[ws]16i+15+WRLEN/2..16i+WRLEN/2, 16)
    WR[wd]32i+31..32i ← f
  endfor

FEXUPL.D
  for i in 0 .. WRLEN/64-1
    f ← UpConvertFP(WR[ws]32i+31+WRLEN/2..32i+WRLEN/2, 32)
    WR[wd]64i+63..64i ← f
  endfor

function UpConvertFP(tt, n)
  /* Implementation defined format up-conversion. */
endfunction UpConvertFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
6 MSA 011110	9 110011001	1 df	5 ws	5 wd	6 2RF 011110 MSA MSA

**Format:** FEXUPR.df  
 FEXUPR.W wd, ws  
 FEXUPR.D wd, ws

**Purpose:** Vector Floating-Point Up-Convert Interchange Format Right

Vector right elements conversion to wider interchange format.

**Description:** `wd[i] ← up_convert(right_half(ws)[i])`

The right half floating-point elements in vector *ws* are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector *wd*.

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format half the size of *df*. The results are floating-point values in data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FEXUPR.W
  for i in 0 .. WRLEN/32-1
    f ← UpConvertFP(WR[ws]16i+15..16i, 16)
    WR[wd]32i+31..32i ← f
  endfor

FEXUPR.D
  for i in 0 .. WRLEN/64-1
    f ← UpConvertFP(WR[ws]32i+31..32i, 32)
    WR[wd]64i+63..64i ← f
  endfor

function UpConvertFP(tt, n)
  /* Implementation defined format up-conversion. */
endfunction UpConvertFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110 6	110011110 9	df 1	ws 5	wd 5	2RF 011110 6

**Format:** FFINT\_S.df  
 FFINT\_S.W wd, ws  
 FFINT\_S.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Round and Convert from Signed Integer

Vector floating-point round and convert from signed integer.

**Description:**  $wd[i] \leftarrow \text{from\_int\_s}(ws[i])$

The signed integer elements in  $ws$  are converted to floating-point values. The result is written to vector  $wd$ .

The integer to floating-point conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The operands are values in integer data format  $df$ . The results are values in floating-point data format  $df$ .

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FFINT_S.W
  for i in 0 .. WRLEN/32-1
    f ← FromIntSignedFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
  endfor

FFINT_S.D
  for i in 0 .. WRLEN/64-1
    f ← FromIntSignedFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

  function FromFixPointFP(tt, n)
    /* Implementation defined signed integer to floating-point
       conversion. */
  endfunction FromFixPointFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110 6	110011111 9	df 1	ws 5	wd 5	2RF 011110 6

**Format:** FFINT\_U.df  
 FFINT\_U.W wd, ws  
 FFINT\_U.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Convert from Unsigned Integer

Vector floating-point convert from unsigned integer.

**Description:**  $wd[i] \leftarrow \text{from\_int\_u}(ws[i])$

The unsigned integer elements in  $ws$  are converted to floating-point values. The result is written to vector  $wd$ .

The integer to floating-point conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The operands are values in integer data format  $df$ . The results are values in floating-point data format  $df$ .

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FFINT_U.W
  for i in 0 .. WRLEN/32-1
    f ← FromIntUnsignedFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
  endfor

FFINT_U.D
  for i in 0 .. WRLEN/64-1
    f ← FromIntUnsignedFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

  function FromIntUnsignedFP(tt, n)
    /* Implementation defined unsigned integer to floating-point
       conversion. */
  endfunction FromIntUnsignedFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110 6	110011010 9	df 1	ws 5	wd 5	2RF 011110 6

**Format:** FFQL.df  
 FFQL.W wd, ws  
 FFQL.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Convert from Fixed-Point Left

Vector left fix-point elements format conversion to floating-point doubling the element width.

**Description:** wd[i]  $\leftarrow$  from\_q(left\_half(ws)[i])

The left half fixed-point elements in vector ws are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector wd.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by  $2^{15}$  or  $2^{31}$ ) and then the resulting floating-point value is scaled down (divided by  $2^{15}$  or  $2^{31}$ ).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of df. The results are floating-point values in data format df.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

FFQL.W
for i in 0 .. WRLEN/32-1
    f  $\leftarrow$  FromFixPointFP(WR[ws]16i+15+WRLEN/2..16i+WRLEN/2, 16)
    WR[wd]32i+31..32i  $\leftarrow$  f
endfor

FFQL.D
for i in 0 .. WRLEN/64-1
    f  $\leftarrow$  FromFixPointFP(WR[ws]32i+31+WRLEN/2..32i+WRLEN/2, 32)
    WR[wd]64i+63..64i  $\leftarrow$  f
endfor

function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
endfunction FromFixPointFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110 6	110011011 9	df 1	ws 5	wd 5	2RF 011110 6

**Format:** FFQR.df  
 FFQR.W wd, ws  
 FFQR.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Convert from Fixed-Point Right

Vector right fix-point elements format conversion to floating-point doubling the element width.

**Description:** `wd[i] ← from_q(right_half(ws)[i]);`

The right half fixed-point elements in vector *ws* are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector *wd*.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by  $2^{15}$  or  $2^{31}$ ) and then the resulting floating-point value is scaled down (divided by  $2^{15}$  or  $2^{31}$ ).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of *df*. The results are floating-point values in data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

FFQR.W
  for i in 0 .. WRLEN/32-1
    f ← FromFixPointFP(WR[ws]16i+15..16i, 16)
    WR[wd]32i+31..32i ← f
  endfor

FFQR.D
  for i in 0 .. WRLEN/64-1
    f ← FromFixPointFP(WR[wt]32i+31..32i, 32)
    WR[ws]64i+63..64i ← f
  endfor

  function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
  endfunction FromFixPointFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	18 17 16 15	11 10	6 5	0
6 MSA 011110	8 11000000	2 df	5 rs	5 wd	6 2R 011110

**Format:** FILL.df  
 FILL.B wd,rs  
 FILL.H wd,rs  
 FILL.W wd,rs  
 FILL.D wd,rs

MSA  
 MSA  
 MSA  
**MIPS64 MSA**

**Purpose:** Vector Fill from GPR

Vector elements replicated from GPR.

**Description:**  $wd[i] \leftarrow rs$

Replicate GPR  $rs$  value to all elements in vector  $wd$ . If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
FILL.B
for i in 0 .. WRLEN/8-1
  WR[wd]8i+7..8i ← GPR[rs]7..0
endfor

FILL.H
for i in 0 .. WRLEN/16-1
  WR[wd]16i+15..16i ← GPR[rs]15..0
endfor

FILL.W
for i in 0 .. WRLEN/32-1
  WR[wd]32i+31..32i ← GPR[rs]31..0
endfor

FILL.D
for i in 0 .. WRLEN/64-1
  WR[wd]64i+63..64i ← GPR[rs]63..0
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010111	df	ws	wd	2RF 011110

6                    9                    1                    5                    5                    6

**Format:** FLOG2 .df  
 FLOG2 .W wd, ws  
 FLOG2 .D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Base 2 Logarithm

Vector floating-point base 2 logarithm.

**Description:**  $wd[i] \leftarrow \log_2(ws[i])$

The signed integral base 2 exponents of floating-point elements in vector *ws* are written as floating-point values to vector elements *wd*.

This operation is the homogeneous base 2 **logB()** as defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The *ws* operands and *wd* results are values in floating-point data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FLOG2.W
  for i in 0 .. WRLEN/32-1
    l ← Log2FP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← l
  endfor

FLOG2.D
  for i in 0 .. WRLEN/64-1
    f ← Log2FP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

function Log2FP(tt, n)
  /* Implementation defined logarithm base 2 operation. */
endfunction Log2FP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0100	df	wt	ws	wd	3RF 011011

**Format:** FMADD .dfFMADD .W wd, ws, wt  
FMADD .D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Multiply-Add

Vector floating-point multiply-add

**Description:**  $wd[i] \leftarrow wd[i] + ws[i] * wt[i]$ 

The floating-point elements in vector *wt* multiplied by floating-point elements in vector *ws* are added to the floating-point elements in vector *wd*. The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format *df*.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

```

FMADD.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            MultiplyAddFP(WR[wd]32i+31..32i, WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    endfor

FMADD.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ←
            MultiplyAddFP(WR[wd]64i+63..64i, WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    endfor

function MultiplyAddFP(td, tt, ts, n)
    /* Implementation defined multiply add operation. */
endfunction MultiplyAddFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1110	df	wt	ws	wd	3RF 011011

**Format:** FMAX.df

FMAX.W wd, ws, wt

FMAX.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Maximum

Vector floating-point maximum.

**Description:**  $wd[i] \leftarrow \max(ws[i], wt[i])$ The largest values between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.The largest value is defined by the maxNum operation in the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The operands and results are values in floating-point data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FMAX.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← MaxFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FMAX.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← MaxFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function MaxFP(tt, ts, n)
    /* Implementation defined, returns the largest argument. */
endfunction MaxFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1111	df	wt	ws	wd	3RF 011011

**Format:** FMAX\_A.df  
 FMAX\_A.W wd, ws, wt  
 FMAX\_A.D wd, ws, wt

MSA  
 MSA

**Purpose:** Vector Floating-Point Maximum Based on Absolute Values

Vector floating-point maximum based on the magnitude, i.e. absolute values.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(ws[i]) > \text{absolute\_value}(wt[i]) ? ws[i] : wt[i]$

The value with the largest magnitude, i.e. absolute value, between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The largest absolute value is defined by the maxNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The operands and results are values in floating-point data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FMAX_A.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← MaxAbsoluteFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

FMAX_A.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← MaxAbsoluteFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function MaxAbsoluteFP(tt, ts, n)
  /* Implementation defined, returns the argument with largest
     absolute value. For equal absolute values, returns the largest
     argument.*/
endfunction MaxAbsoluteFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1100	df	wt	ws	wd	3RF 011011

**Format:** FMIN.df

FMIN.W wd, ws, wt

FMIN.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Minimum

Vector floating-point minimum.

**Description:**  $wd[i] \leftarrow \min(ws[i], wt[i])$ The smallest value between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.The smallest value is defined by the minNum operation in the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The operands and results are values in floating-point data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FMIN.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← MinFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FMIN.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← MinFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function MinFP(tt, ts, n)
    /* Implementation defined, returns the smallest argument. */
endfunction MinFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1101	df	wt	ws	wd	3RF 011011

**Format:** FMIN\_A.df

FMIN\_A.W wd, ws, wt  
FMIN\_A.D wd, ws, wt

MSA  
MSA

**Purpose:** Vector Floating-Point Minimum Based on Absolute Values

Vector floating-point minimum based on the magnitude, i.e. absolute values.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(ws[i]) < \text{absolute\_value}(wt[i]) ? ws[i] : wt[i]$

The value with the smallest magnitude, i.e. absolute value, between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The smallest absolute value is defined by the minNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The operands and results are values in floating-point data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FMIN_A.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ← MinAbsoluteFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    endfor

FMIN_A.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ← MinAbsoluteFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    endfor

function MinAbsoluteFP(tt, ts, n)
    /* Implementation defined, returns the argument with smallest
       absolute value. For equal absolute values, returns the smallest
       argument.*/
endfunction MinAbsoluteFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0101	df	wt	ws	wd	3RF 011011

**Format:** FMSUB .df

FMSUB .W wd, ws, wt

FMSUB .D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Multiply-Sub

Vector floating-point multiply-sub

**Description:**  $wd[i] \leftarrow wd[i] - ws[i] * wt[i]$ 

The floating-point elements in vector  $wt$  multiplied by floating-point elements in vector  $ws$  are subtracted from the floating-point elements in vector  $wd$ . The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format  $df$ .

### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

### Operation:

```

FMSUB.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            MultiplySubFP(WR[wd]32i+31..32i, WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    endfor

FMSUB.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ←
            MultiplySubFP(WR[wd]64i+63..64i, WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    endfor

function MultiplySubFP(td, tt, ts, n)
    /* Implementation defined multiply subtract operation. */
endfunction MultiplySubFP

```

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0010	df	wt	ws	wd	3RF 011011

**Format:** FMUL.dfFMUL.W wd, ws, wt  
FMUL.D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Multiplication

Vector floating-point multiplication.

**Description:**  $wd[i] \leftarrow ws[i] * wt[i]$ The floating-point elements in vector *wt* are multiplied by the floating-point elements in vector *ws*. The result is written to vector *wd*.The multiplication operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The operands and results are values in floating-point data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FMUL.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← MultiplyFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FMUL.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← MultiplyFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function MultiplyFP(tt, ts, n)
    /* Implementation defined multiplication operation. */
endfunction MultiplyFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010101	df	ws	wd	2RF 011110

**Format:** FRCP.df  
 FRCP.W wd, ws  
 FRCP.D wd, ws

MSA  
 MSA

**Purpose:** Vector Approximate Floating-Point Reciprocal

Vector floating-point reciprocal.

**Description:**  $wd[i] \leftarrow 1.0 / ws[i]$

The reciprocals of floating-point elements in vector  $ws$  are calculated as specified below. The result is written to vector  $wd$ .

The compliant reciprocal operation is defined as 1.0 divided by element value, where the IEEE Standard for Floating-Point Arithmetic 754™-2008 defined divide operation is affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. The compliant reciprocals signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008 for the divide operation.

The reciprocal operation is allowed to be approximate. The approximation differs from the compliant reciprocal representation by no more than one unit in the least significant place. Approximate reciprocal operations signal the Inexact exception if the compliant reciprocal is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal. Approximate reciprocal operations are allowed to not signal the Overflow or Underflow exceptions. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754™-2008 defined divide operation.

The operands and results are values in floating-point data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

#### Operation:

```

FRCP.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← ReciprocalFP(WR[ws]32i+31..32i, 32)
  endfor

FRCP.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← ReciprocalFP(WR[ws]64i+63..64i, 64)
  endfor

  function ReciprocalFP(tt, ts, n)
    /* Implementation defined Reciprocal operation. */
  endfunction ReciprocalFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010110	df	ws	wd	2RF 011110

**Format:** FRINT.df  
 FRINT.W wd, ws  
 FRINT.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Round to Integer

Vector floating-point round to integer.

**Description:** `wd[i] ← round_int(ws[i])`

The floating-point elements in vector *ws* are rounded to an integral valued floating-point number in the same format based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The round to integer operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand.

The operands and results are values in floating-point data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FRINT.W
for i in 0 .. WRLEN/32-1
  f ← RoundIntFP(WR[ws]32i+31..32i, 32)
  WR[wd]32i+31..32i ← f
endfor

FRINT.D
for i in 0 .. WRLEN/64-1
  f ← RoundIntFP(WR[ws]64i+63..64i, 64)
  WR[wd]64i+63..64i ← f
endfor

function RoundIntFP(tt, n)
  /* Implementation defined round to integer operation. */
endfunction RoundIntFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010100	df	ws	wd	2RF 011110

**Format:** FRSQRT.df  
 FRSQRT.W wd, ws  
 FRSQRT.D wd, ws

MSA  
 MSA

**Purpose:** Vector Approximate Floating-Point Reciprocal of Square Root

Vector floating-point reciprocal of square root.

**Description:**  $wd[i] \leftarrow 1.0 / \sqrt{ws[i]}$

The reciprocals of the square roots of floating-point elements in vector *ws* are calculated as specified below. The result is written to vector *wd*.

The compliant reciprocal of the square root operation is defined as 1.0 divided by the square root of the element value, where the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008 defined divide and square root operations are affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. The compliant reciprocals of the square roots signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008 for the divide and square roots operations.

The reciprocal of the square root operation is allowed to be approximate. The approximation differs from the compliant reciprocal of the square root representation by no more than two units in the least significant place. Approximate reciprocal of the square root operations signal the Inexact exception if the compliant reciprocal of the square root is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal of the square root. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008 defined divide operation.

The operands and results are values in floating-point data format *df*.

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FRSQRT.W
  for i in 0 .. WRLEN/32-1
    f ← SquareRootReciprocalFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
  endfor

FRSQRT.D
  for i in 0 .. WRLEN/64-1
    f ← SquareRootReciprocalFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

function SquareRootReciprocalFP(tt, ts, n)
  /* Implementation defined square root reciprocal operation. */
endfunction SquareRootReciprocalFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1000	df	wt	ws	wd	3RF 011010

6                  4                  1                  5                  5                  5                  6

**Format:** FSAF.dfFSAF.W wd, ws, wt  
FSAF.D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Always False

Vector to vector floating-point signaling compare always false; all destination bits are clear.

**Description:**  $wd[i] \leftarrow \text{signalingFalse}(ws[i], wt[i])$ Set all bits to 0 in  $wd$  elements. Signaling and quiet NaN elements in  $ws$  or  $wt$  signal Invalid Operation exception.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSAF.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ← SignalizingFALSE(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    endfor

FSAF.D
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ← SignalizingFALSE(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    endfor

function SignalizingFALSE(tt, ts, n)
    /* Implementation defined signaling and quiet NaN test */
    return 0
endfunction SignalizingFALSE

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1010	df	wt	ws	wd	3RF 011010

6                  4                  1                  5                  5                  5                  6

**Format:** FSEQ.df

FSEQ.W wd, ws, wt

FSEQ.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Equal

Vector to vector floating-point signaling compare for equality; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] = (\text{signaling}) \text{ wt}[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are equal, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSEQ.W
  for i in 0 .. WRLEN/32-1
    c ← EqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FSEQ.D
  for i in 0 .. WRLEN/64-1
    c ← EqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function EqualSigFP(tt, ts, n)
  /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1110	df	wt	ws	wd	3RF 011010

**Format:** FSLE.df

FSLE.W wd, ws, wt

FSLE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Less or Equal

Vector to vector floating-point signaling compare for less than or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq (signaling) \text{ wt}[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are less than or equal to  $wt$  floating-point elements, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSLE.W
for i in 0 .. WRLEN/32-1
    c ← LessSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    d ← EqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← (c | d)32
endfor

FSLE.D
for i in 0 .. WRLEN/64-1
    c ← LessSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    d ← EqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← (c | d)64
endfor

function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP

function EqualSigFP(tt, ts, n)
    /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1100	df	wt	ws	wd	3RF 011010

**Format:** FSLT.df

FSLT.W wd, ws, wt

FSLT.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Less Than

Vector to vector floating-point signaling compare for less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] < (\text{signaling}) \text{ wt}[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are less than  $wt$  floating-point elements, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSLT.W
  for i in 0 .. WRLEN/32-1
    c ← LessSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FSLT.D
  for i in 0 .. WRLEN/64-1
    c ← LessSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function LessThanSigFP(tt, ts, n)
  /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1011	df	wt	ws	wd	3RF 011100

**Format:** FSNE.df

FSNE.W wd, ws, wt

FSNE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Not Equal

Vector to vector floating-point signaling compare for not equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \neq (\text{signaling}) \text{ } wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are not equal, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSNE.W
  for i in 0 .. WRLEN/32-1
    c ← NotEqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FSNE.D
  for i in 0 .. WRLEN/64-1
    c ← NotEqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function NotEqualSigFP(tt, ts, n)
  /* Implementation defined signaling not equal compare operation. */
endfunction NotEqualSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1001	df	wt	ws	wd	3RF 011100

**Format:** FSOR.dfFSOR.W wd, ws, wt  
FSOR.D wd, ws, wtMSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Ordered

Vector to vector floating-point signaling compare ordered; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow ws[i] \text{ !? (signaling) } wt[i]$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSOR.W
  for i in 0 .. WRLEN/32-1
    c ← OrderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FSOR.D
  for i in 0 .. WRLEN/64-1
    c ← OrderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function OrderedSigFP(tt, ts, n)
  /* Implementation defined signaling ordered compare operation. */
endfunction OrderedSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010011	df	ws	wd	2RF 011110

**Format:** FSQRT.df  
 FSQRT.W wd, ws  
 FSQRT.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Square Root

Vector floating-point square root.

**Description:**  $wd[i] \leftarrow \sqrt{ws[i]}$

The square roots of floating-point elements in vector  $ws$  are written to vector  $wd$ .

The square root operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

The operands and results are values in floating-point data format  $df$ .

#### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

#### Operation:

```

FSQRT.W
  for i in 0 .. WRLEN/32-1
    f ← SquareRootFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
  endfor

FSQRT.D
  for i in 0 .. WRLEN/64-1
    f ← SquareRootFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

function SquareRootFP(tt, ts, n)
  /* Implementation defined square root operation. */
endfunction SquareRootFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0001	df	wt	ws	wd	3RF 011011

**Format:** FSUB.df

FSUB.W wd, ws, wt

FSUB.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Subtraction

Vector floating-point subtraction.

**Description:**  $wd[i] \leftarrow ws[i] - wt[i]$ The floating-point elements in vector  $wt$  are subtracted from the floating-point elements in vector  $ws$ . The result is written to vector  $wd$ .The subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The operands and results are values in floating-point data format  $df$ .**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSUB.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← SubtractFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FSUB.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← SubtractFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function SubtractFP(tt, ts, n)
    /* Implementation defined subtract operation. */
endfunction SubtractFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1011	df	wt	ws	wd	3RF 011010

6                  4                  1                  5                  5                  5                  6

**Format:** FSUEQ.df

FSUEQ.W wd, ws, wt

FSUEQ.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Unordered or Equal

Vector to vector floating-point signaling compare for unordered or equality; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] == (signaling) \& wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are unordered or equal, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSUEQ.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← EqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d)32
    endfor

FSUEQ.D
    for i in 0 .. WRLEN/64-1
        c ← UnorderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← EqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← (c | d)64
    endfor

function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP

function EqualSigFP(tt, ts, n)
    /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1111	df	wt	ws	wd	3RF 011010

**Format:** FSULE.df

FSULE.W wd, ws, wt

FSULE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Unordered or Less or Equal

Vector to vector floating-point signaling compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \leq? (\text{signaling}) wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are unordered or less than or equal to  $wt$  floating-point elements, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSULE.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← LessSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        e ← EqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d | e)32
    endfor

FSULE.D
    for i in 0 .. WRLEN/64-1
        c ← UnorderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← LessSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        e ← EqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← (c | d | e)64
    endfor

function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP

function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP

```

```
function EqualsSigFP(tt, ts, n)
    /* Implementation defined signaling equal compare operation. */
endfunction EqualsSigFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1101	df	wt	ws	wd	3RF 011010

6                  4                  1                  5                  5                  5                  6

**Format:** FSULT.df

FSULT.W wd, ws, wt

FSULT.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Unordered or Less Than

Vector to vector floating-point signaling compare for unordered or less than; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] <? (\text{signaling}) wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  floating-point elements are unordered or less than  $wt$  floating-point elements, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSULT.W
    for i in 0 .. WRLEN/32-1
        c ← UnorderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        d ← LessSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
        WR[wd]32i+31..32i ← (c | d)32
    endfor

FSULT.D
    for i in 0 .. WRLEN/64-1
        c ← UnorderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        d ← LessSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
        WR[wd]64i+63..64i ← (c | d)64
    endfor

function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP

function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1001	df	wt	ws	wd	3RF 011010

**Format:** FSUN.df

FSUN.W wd, ws, wt

FSUN.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Unordered

Vector to vector floating-point signaling compare unordered; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \text{ ?(signaling) } wt[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSUN.W
  for i in 0 .. WRLEN/32-1
    c ← UnorderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← c32
  endfor

FSUN.D
  for i in 0 .. WRLEN/64-1
    c ← UnorderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← c64
  endfor

function UnorderedSigFP(tt, ts, n)
  /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1010	df	wt	ws	wd	3RF 011100

**Format:** FSUNE.df

FSUNE.W wd, ws, wt

FSUNE.D wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Signaling Compare Unordered or Not Equal

Vector to vector floating-point signaling compare for unordered or not equal; if true all destination bits are set, otherwise clear.

**Description:**  $wd[i] \leftarrow (ws[i] \neq? (\text{signaling}) \text{ wt}[i])$ Set all bits to 1 in  $wd$  elements if the corresponding  $ws$  and  $wt$  floating-point elements are unordered or not equal, otherwise set all bits to 0.The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.**Operation:**

```

FSUNE.W
  for i in 0 .. WRLEN/32-1
    c ← UnorderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    d ← NotEqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← (c | d)32
  endfor

FSUNE.D
  for i in 0 .. WRLEN/64-1
    c ← UnorderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    d ← NotEqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← (c | d)64
  endfor

  function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
  endfunction UnorderedSigFP

  function NotEqualSigFP(tt, ts, n)
    /* Implementation defined signaling not equal compare operation. */
  endfunction NotEqualSigFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110011100	df	ws	wd	2RF 011110

6                    9                    1                    5                    5                    6

**Format:** FTINT\_S.df  
 FTINT\_S.W wd, ws  
 FTINT\_S.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Convert to Signed Integer

Vector floating-point convert to signed integer.

**Description:**  $wd[i] \leftarrow \text{to\_int\_s}(ws[i])$

The floating-point elements in  $ws$  are rounded and converted to signed integer values based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector  $wd$ .

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format  $df$ . The results are values in integer data format  $df$ .

#### Restrictions:

Data-dependent exceptions are possible.

#### Operation:

```

FTINT_S.W
  for i in 0 .. WRLEN/32-1
    f ←ToIntSignedFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
  endfor

FTINT_S.D
  for i in 0 .. WRLEN/64-1
    f ←ToIntSignedFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

functionToIntSignedFP(tt, n)
  /* Implementation defined floating-point rounding and signed
   integer conversion. */
endfunctionToIntSignedFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110011101	df	ws	wd	2RF 011110

6                    9                    1                    5                    5                    6

**Format:** FTINT\_U.df  
 FTINT\_U.W wd, ws  
 FTINT\_U.D wd, ws

MSA  
 MSA

**Purpose:** Vector Floating-Point Round and Convert to Unsigned Integer

Vector floating-point round and convert to unsigned integer.

**Description:**  $wd[i] \leftarrow \text{to\_int\_u}(ws[i])$

The floating-point elements in  $ws$  are rounded and converted to unsigned integer values based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector  $wd$ .

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default result for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating\_point data format  $df$ . The results are values in integer data format  $df$ .

#### Restrictions:

Data-dependent exceptions are possible.

#### Operation:

```

FTINT_U.W
  for i in 0 .. WRLEN/32-1
    f ←ToIntUnsignedFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
  endfor

FTINT_U.D
  for i in 0 .. WRLEN/64-1
    f ←ToIntUnsignedFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
  endfor

function ToIntUnsignedFP(tt, n)
  /* Implementation defined floating-point rounding and unsigned
   integer conversion. */
endfunction ToIntUnsignedFP

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1010	df	wt	ws	wd	3RF 011011

**Format:** FTQ.df

FTQ.H wd, ws, wt

FTQ.W wd, ws, wt

MSA  
MSA**Purpose:** Vector Floating-Point Convert to Fixed-Point

Vector fix-point format conversion from floating-point.

**Description:** `left_half(wd)[i] ← to_q(ws[i]); right_half(wd)[i] ← to_q(wt[i])`The floating-point elements in vectors *ws* and *wt* are down-converted to a fixed-point representation, i.e. from 64-bit floating-point to 32-bit Q31 fixed-point representation, or from 32-bit floating-point to 16-bit Q15 fixed-point representation.The floating-point data inside the fixed-point range is first scaled up (multiplied by  $2^{15}$  or  $2^{31}$ ) and then rounded and converted to a 16-bit or 32-bit integer based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The resulting value is the Q15 or Q31 representation.

The scaling and floating-point to integer conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008. The integer conversion operation is exact, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values signal the Invalid Operation exception. Numeric operands converting to fixed-point values outside the range of the destination format signal the Overflow and the Inexact exceptions. For positive numeric operands outside the range, the default result is the largest fixed-point value. The default result for negative numeric operands outside the range is the smallest fixed-point value. The default result for NaN operands is zero.

The operands are values in floating-point data format *df*. The results are fixed-point values in data format half the size of *df*.**Restrictions:**

Data-dependent exceptions are possible.

**Operation:**

```

FTQ.H
for i in 0 .. WRLEN/32-1
    q ← ToFixPointFP((WR[ws]32i+31..32i, 32)
    r ← ToFixPointFP((WR[wt]32i+31..32i, 32)
    WR[wd]16i+15+WRLEN/2..16i+WRLEN/2 ← q
    WR[wd]16i+15..16i ← r
endfor

FTQ.W
for i in 0 .. WRLEN/64-1
    q ← ToFixPointFP((WR[ws]64i+63..64i, 64)
    r ← ToFixPointFP((WR[wt]64i+63..64i, 64)
    WR[wd]32i+31+WRLEN/2..32i+WRLEN/2 ← q
    WR[wd]32i+31..32i ← r
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010001	df	ws	wd	2RF 011110

6                    9                    1                    5                    5                    6

**Format:** FTRUNC\_S.dfFTRUNC\_S.W wd, ws  
FTRUNC\_S.D wd, wsMSA  
MSA**Purpose:** Vector Floating-Point Truncate and Convert to Signed Integer

Vector floating-point truncate and convert to signed integer.

**Description:**  $wd[i] \leftarrow \text{truncate\_to\_int\_s}(ws[i])$ The floating-point elements in  $ws$  are truncated, i.e. rounded toward zero, to signed integer values. The rounding mode bits RM in MSA Control and Status Register *MSACSR* are not used. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.**Restrictions:**

Data-dependent exceptions are possible.

**Operation:**

```

FTRUNC_S.W
for i in 0 .. WRLEN/32-1
    f ← TruncToIntSignedFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
endfor

FTRUNC_S.D
for i in 0 .. WRLEN/64-1
    f ← TruncToIntSignedFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
endfor

function TruncToIntSignedFP(tt, n)
    /* Implementation defined floating-point truncation and signed
       integer conversion. */
endfunction TruncToIntSignedFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	17 16 15	11 10	6 5	0
MSA 011110	110010010	df	ws	wd	2RF 011110

**Format:** FTRUNC\_U.dfFTRUNC\_U.W wd, ws  
FTRUNC\_U.D wd, wsMSA  
MSA**Purpose:** Vector Floating-Point Truncate and Convert to Unsigned Integer

Vector floating-point truncate and convert to unsigned integer.

**Description:** wd[i]  $\leftarrow \text{truncate\_to\_int\_u}(ws[i])$ 

The floating-point elements in ws are truncated, i.e. rounded toward zero, to unsigned integer values. The rounding mode bits RM in MSA Control and Status Register MSACSR are not used. The result is written to vector wd.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default value for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating\_point data format df. The results are values in integer data format df.

**Restrictions:**

Data-dependent exceptions are possible.

**Operation:**

```

FTRUNC_U.W
    for i in 0 .. WRLEN/32-1
        f  $\leftarrow \text{TruncToIntUnsignedFP}(\text{WR}[ws]_{32i+31..32i}, 32)$ 
        WR[wd]_{32i+31..32i}  $\leftarrow f$ 
    endfor

FTRUNC_U.D
    for i in 0 .. WRLEN/64-1
        f  $\leftarrow \text{TruncToIntUnsignedFP}(\text{WR}[ws]_{64i+63..64i}, 64)$ 
        WR[wd]_{64i+63..64i}  $\leftarrow f$ 
    endfor

function TruncToIntUnsignedFP(tt, n)
    /* Implementation defined floating-point truncation and unsigned
       integer conversion. */
endfunction TruncToIntUnsignedFP

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 010101	6

6                   3           2           5           5           5           6

**Format:** HADD\_S.df  
 HADD\_S.H wd, ws, wt  
 HADD\_S.W wd, ws, wt  
 HADD\_S.D wd, ws, wt

MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Horizontal Add

Vector sign extend and pairwise add the odd elements with the even elements to double width elements

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow \text{signed}(ws[2i+1]) + \text{signed}(wt[2i])$

The sign-extended odd elements in vector *ws* are added to the sign-extended even elements in vector *wt* producing a result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

HADD_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← hadd_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
  endfor

HADD_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← hadd_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
  endfor

HADD_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← hadd_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
  endfor

function hadd_s(ts, tt, n)
  t ← ((ts2n-1)n || ts2n-1..n) + ((ttn-1)n || ttn-1..0)
  return t
endfunction hadd_s

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	101	df	wt	ws	wd	3R 010101

**Format:** HADD\_U.df  
 HADD\_U.H wd, ws, wt  
 HADD\_U.W wd, ws, wt  
 HADD\_U.D wd, ws, wt

MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Horizontal Add

Vector zero extend and pairwise add the odd elements with the even elements to double width elements

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow \text{unsigned}(ws[2i+1]) + \text{unsigned}(wt[2i])$

The zero-extended odd elements in vector *ws* are added to the zero-extended even elements in vector *wt* producing a result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

HADD_U.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← hadd_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
endfor

HADD_U.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← hadd_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
endfor

HADD_U.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← hadd_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
endfor

function hadd_u(ts, tt, n)
    t ← (0n || ts2n-1..n) + (0n || ttn-1..0)
    return t
endfunction hadd_u

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	110	df	wt	ws	wd	3R 010101

6                   3           2           5           5           5           6

**Format:** HSUB\_S.df  
 HSUB\_S.H wd, ws, wt  
 HSUB\_S.W wd, ws, wt  
 HSUB\_S.D wd, ws, wt

MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Horizontal Subtract

Vector sign extend and pairwise subtract the even elements from the odd elements to double width elements

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow \text{signed}(ws[2i+1]) - \text{signed}(wt[2i])$

The sign-extended odd elements in vector *wt* are subtracted from the sign-extended even elements in vector *wt* producing a signed result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

HSUB_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← hsub_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
  endfor

HSUB_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← hsub_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
  endfor

HSUB_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← hsub_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
  endfor

function hsub_s(ts, tt, n)
  t ← ((ts2n-1)n || ts2n-1..n) - ((ttn-1)n || ttn-1..0)
  return t
endfunction hsub_s

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	111	df	wt	ws	wd	3R 010101

6                   3           2           5           5           5           6

**Format:** HSUB\_U.df  
 HSUB\_U.H wd, ws, wt  
 HSUB\_U.W wd, ws, wt  
 HSUB\_U.D wd, ws, wt

MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Horizontal Subtract

Vector zero extend and pairwise subtract the even elements from the odd elements to double width elements

**Description:**  $(wd[2i+1], wd[2i]) \leftarrow \text{unsigned}(ws[2i+1]) - \text{unsigned}(wt[2i])$

The zero-extended odd elements in vector *wt* are subtracted from the zero-extended even elements in vector *ws* producing a signed result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

HSUB_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← hsub_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
  endfor

HSUB_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← hsub_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
  endfor

HSUB_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← hsub_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
  endfor

function hsub_u(ts, tt, n)
  t ← (0n || ts2n-1..n) - (0n || ttn-1..0)
  return t
endfunction hsub_u

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0	
6	MSA 011110	3	df	wt	ws	wd	3R 010100

**Format:** ILVEV.df  
 ILVEV.B wd,ws,wt  
 ILVEV.H wd,ws,wt  
 ILVEV.W wd,ws,wt  
 ILVEV.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Interleave Even

Vector even elements interleave.

**Description:**  $wd[2i] \leftarrow wt[2i]; wd[2i+1] \leftarrow ws[2i]$

Even elements in vectors  $ws$  and  $wt$  are copied to vector  $wd$  alternating one element from  $ws$  with one element from  $wt$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ILVEV.B
  for i in 0 .. WRLEN/16-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]8j+7..8j ← WR [wt]8j+7..8j
    WR [wd]8k+7..8k ← WR [ws]8j+7..8j
  endfor

ILVEV.H
  for i in 0 .. WRLEN/32-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]16j+15..16j ← WR [wt]16j+15..16j
    WR [wd]16k+15..16k ← WR [ws]16j+15..16j
  endfor

ILVEV.W
  for i in 0 .. WRLEN/64-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]32j+31..32j ← WR [wt]32j+31..32j
    WR [wd]32k+31..32k ← WR [ws]32j+31..32j
  endfor

ILVEV.D
  for i in 0 .. WRLEN/128-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]64j+63..64j ← WR [wt]64j+63..64j
    WR [wd]64k+63..64k ← WR [ws]64j+63..64j

```

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
6	MSA 011110	3	100 df	5 wt	5 ws	5 wd	6 3R 010100

**Format:** ILVL.df

ILVL.B wd,ws,wt  
 ILVL.H wd,ws,wt  
 ILVL.W wd,ws,wt  
 ILVL.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Interleave Left

Vector left elements interleave.

**Description:**  $wd[2i] \leftarrow \text{left\_half}(wt)[i]; wd[2i+1] \leftarrow \text{left\_half}(ws)[i]$ The left half elements in vectors  $ws$  and  $wt$  are copied to vector  $wd$  alternating one element from  $ws$  with one element from  $wt$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

ILVL.B
for i in 0 .. WRLEN/16-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]8j+7..8j ← WR [wt]8i+7+WRLEN/2..8i+WRLEN/2
    WR [wd]8k+7..8k ← WR [ws]8i+7+WRLEN/2..8i+WRLEN/2
endfor

ILVL.H
for i in 0 .. WRLEN/32-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]16j+15..16j ← WR [wt]16i+15+WRLEN/2..16i+WRLEN/2
    WR [wd]16k+15..16k ← WR [ws]16i+15+WRLEN/2..16i+WRLEN/2
endfor

ILVL.W
for i in 0 .. WRLEN/64-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]32j+31..32j ← WR [wt]32i+31+WRLEN/2..32i+WRLEN/2
    WR [wd]32k+31..32k ← WR [ws]32i+31+WRLEN/2..32i+WRLEN/2
endfor

ILVL.D
for i in 0 .. WRLEN/128-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]64j+63..64j ← WR [wt]64i+63+WRLEN/2..64i+WRLEN/2
    WR [wd]64k+63..64k ← WR [ws]64i+63+WRLEN/2..64i+WRLEN/2

```

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	111	df	wt	ws	wd	3R 010100

6                   3           2           5           5           5           6

**Format:** ILVOD.df  
 ILVOD.B wd,ws,wt  
 ILVOD.H wd,ws,wt  
 ILVOD.W wd,ws,wt  
 ILVOD.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Interleave Odd

Vector odd elements interleave.

**Description:**  $wd[2i] \leftarrow wt[2i+1]; wd[2i+1] \leftarrow ws[2i+1]$

Odd elements in vectors  $ws$  and  $wt$  are copied to vector  $wd$  alternating one element from  $ws$  with one element from  $wt$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

ILVOD.B
  for i in 0 .. WRLEN/16-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]8j+7..8j ← WR [wt]8k+7..8k
    WR [wd]8k+7..8k ← WR [ws]8k+7..8k
  endfor

ILVOD.H
  for i in 0 .. WRLEN/32-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]16j+15..16j ← WR [wt]16k+15..16k
    WR [wd]16k+15..16k ← WR [ws]16k+15..16k
  endfor

ILVOD.W
  for i in 0 .. WRLEN/64-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]32j+31..32j ← WR [wt]32k+31..32k
    WR [wd]32k+31..32k ← WR [ws]32k+31..32k
  endfor

ILVOD.D
  for i in 0 .. WRLEN/128-1
    j ← 2 * i
    k ← 2 * i + 1
    WR [wd]64j+63..64j ← WR [wt]64k+63..64k
    WR [wd]64k+63..64k ← WR [ws]64k+63..64k

```

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0	
6	MSA 011110	3 101	2 df	5 wt	5 ws	5 wd	6 3R 010100

**Format:** ILVR.df

ILVR.B wd,ws,wt  
 ILVR.H wd,ws,wt  
 ILVR.W wd,ws,wt  
 ILVR.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Interleave Right

Vector right elements interleave.

**Description:**  $wd[2i] \leftarrow \text{right\_half}(wt)[i]; wd[2i+1] \leftarrow \text{right\_half}(ws)[i]$ The right half elements in vectors  $ws$  and  $wt$  are copied to vector  $wd$  alternating one element from  $ws$  with one element from  $wt$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

ILVR.B
for i in 0 .. WRLEN/16-1
    j ← 2 * i
    k ← 2 * i + 1
    WR[wd]8j+7..8j ← WR[wt]8i+7..8i
    WR[wd]8k+7..8k ← WR[ws]8i+7..8i
endfor

ILVR.H
for i in 0 .. WRLEN/32-1
    j ← 2 * i
    k ← 2 * i + 1
    WR[wd]16j+15..16j ← WR[wt]16i+15..16i
    WR[wd]16k+15..16k ← WR[ws]16i+15..16i
endfor

ILVR.W
for i in 0 .. WRLEN/64-1
    j ← 2 * i
    k ← 2 * i + 1
    WR[wd]32j+31..32j ← WR[wt]32i+31..32i
    WR[wd]32k+31..32k ← WR[ws]32i+31..32i
endfor

ILVR.D
for i in 0 .. WRLEN/128-1
    j ← 2 * i
    k ← 2 * i + 1
    WR[wd]64j+63..64j ← WR[wt]64i+63..64i
    WR[wd]64k+63..64k ← WR[ws]64i+63..64i

```

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21	16 15	11 10	6 5	0
6	4	6	5	5	6	MSA 011101

**Format:** INSERT.df

INSERT.B wd[n],rs  
 INSERT.H wd[n],rs  
 INSERT.W wd[n],rs  
 INSERT.D wd[n],rs

MSA  
 MSA  
 MSA  
**MIPS64 MSA**

**Purpose:** GPR Insert Element

GPR value copied to vector element.

**Description:**  $wd[n] \leftarrow rs$ 

Set element  $n$  in vector  $wd$  to GPR  $rs$  value. All other elements in vector  $wd$  are unchanged. If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

The operands and results are values in data format  $df$ .

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

INSERT.B
WR[wd]8n+7..8n ← GPR[rs]7..0

INSERT.H
WR[wd]16n+15..16n ← GPR[rs]15..0

INSERT.W
WR[wd]32n+31..32n ← GPR[rs]31..0

INSERT.D
WR[wd]64n+63..64n ← GPR[rs]63..0

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21	16 15	11 10	6 5	0
MSA 011110	0101	df/n	ws	wd	ELM 011001	MSA MSA MSA MSA

**Format:** INSVE.df  
 INSVE.B wd[n], ws[0]  
 INSVE.H wd[n], ws[0]  
 INSVE.W wd[n], ws[0]  
 INSVE.D wd[n], ws[0]

**Purpose:** Element Insert Element

Element value copied to vector element.

**Description:** wd[n] ← ws[0]

Set element  $n$  in vector  $wd$  to element 0 in vector  $ws$  value. All other elements in vector  $wd$  are unchanged.

The operands and results are values in data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

INSVE.B
WR[wd]_{8n+7..8n} ← WR[ws]_{7..0}

INSVE.H
WR[wd]_{16n+15..16n} ← WR[ws]_{15..0}

INSVE.W
WR[wd]_{32n+31..32n} ← WR[ws]_{31..0}

INSVE.D
WR[wd]_{64n+63..64n} ← WR[ws]_{63..0}

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	16 15	11 10	6 5	2 1 0	
MSA 011110	s10	rs	wd	MI10 1000	df	

6                    10                    5                    5                    4                    2

**Format:** LD.df

LD.B wd,s10(rs)  
 LD.H wd,s10(rs)  
 LD.W wd,s10(rs)  
 LD.D wd,s10(rs)

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Load

Vector load element-by-element from base register plus offset memory address,

**Description:**  $wd[i] \leftarrow \text{memory}[rs + (s10 + i) * \text{sizeof}(wd[i])]$

The  $WRLEN / 8$  bytes at the effective memory location addressed by the base  $rs$  and the 10-bit signed immediate offset  $s10$  are fetched and placed in  $wd$  as elements of data format  $df$ .

The  $s10$  offset in data format  $df$  units is added to the base  $rs$  to form the effective memory location address.  $rs$  and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector load instruction is atomic at the element level with no guaranteed ordering among elements, i.e. each element load is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format  $df$ . The assembler determines the  $s10$  bitfield value dividing the byte offset by the size of the data format  $df$ .

### Restrictions:

Address-dependent exceptions are possible.

### Operation:

```

LD.B
  a ← rs + s10
  LoadByteVector(WR[wd]WRLEN-1..0, a, WRLEN/8)

LD.H
  a ← rs + s10 * 2
  LoadHalfwordVector(WR[wd]WRLEN-1..0, a, WRLEN/16)

LD.W
  a ← rs + s10 * 4
  LoadWordVector(WR[wd]WRLEN-1..0, a, WRLEN/32)

LD.D
  a ← rs + s10 * 8
  LoadDoublewordVector(WR[wd]WRLEN-1..0, a, WRLEN/64)

function LoadByteVector(ts, a, n)
  /* Implementation defined load ts vector of n bytes from virtual
   address a. */
endfunction LoadByteVector

function LoadHalfwordVector(ts, a, n)
  /* Implementation defined load ts vector of n halfwords from
   */

```

```
    virtual address a. */
endfunction LoadHalfwordVector

function LoadWordVector(ts, a, n)
    /* Implementation defined load ts vector of n words from virtual
       address a. */
endfunction LoadWordVector

function LoadDoublewordVector(ts, a, n)
    /* Implementation defined load ts vector of n doublewords from
       virtual address a. */
endfunction LoadDoublewordVector
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, Data access TLB and Address Error Exceptions.

31	26 25	23 22	21 20		11 10	6 5	0
	MSA 011110	110	df	s10		wd	I10 000111

6                   3                   2                   10                   5                   6

**Format:** LDI.df

```
LDI.B wd,s10
LDI.H wd,s10
LDI.W wd,s10
LDI.D wd,s10
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** Immediate Load

Immediate value replicated across all destination elements.

**Description:**  $wd[i] \leftarrow s10$ 

The signed immediate  $s10$  is replicated in all  $wd$  elements. For byte elements, only the least significant 8 bits of  $s10$  will be used.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
LDI.B
t ← s107..0
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← t
endfor

LDI.H
t ← (s109)6 || s109..0
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← t
endfor

LDI.W
t ← (s109)22 || s109..0
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← t
endfor

LDI.D
t ← (s109)54 || s109..0
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← t
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	8	7	6	5	0
SPECIAL 000000	rs	rt	rd	000	sa	LSA 000101			

**Format:** LSA

LSA rd,rs,rt,sa

MSA

**Purpose:** Left Shift Add

To left-shift a word by a fixed number of bits and add the result to another word.

**Description:**  $GPR[rd] \leftarrow (GPR[rs] \ll (sa + 1)) + GPR[rt]$ The 32-bit word value in GPR *rs* is shifted left, inserting zeros into the emptied bits; the 32-bit word result is added to the 32-bit value in GPR *rt* and the 32-bit arithmetic result is sign-extended and placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

**Restrictions:**

A Reserved Instruction Exception is signaled if MSA implementation is not present.

If GPR *rt* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.**Operation:**

```

if NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
if Config3MSAP = 1 then
    s ← sa + 1
    temp ← (GPR[rs](31-s)..0 || 0s) + GPR[rt]
    GPR[rd] ← sign_extend(temp31..0)
else
    SignalException(ReservedInstruction)
endif

```

**Exceptions:**

Reserved Instruction Exception.

**Programming Notes:**Unlike nearly all other word operations, the LSA input operand GPR *rs* does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign-extended into a 64-bit destination register.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0101	df	wt	ws	wd	3RF 011100

**Format:** MADD\_Q.df

MADD\_Q.H wd, ws, wt

MADD\_Q.W wd, ws, wt

MSA  
MSA**Purpose:** Vector Fixed-Point Multiply and Add

Vector fixed-point multiply and add.

**Description:**  $wd[i] \leftarrow \text{saturate}(wd[i] + ws[i] * wt[i])$ 

The products of fixed-point elements in vector  $wt$  by fixed-point elements in vector  $ws$  are added to the fixed-point elements in vector  $wd$ . The multiplication result is not saturated, i.e. exact  $(-1) * (-1) = 1$  is added to the destination. The saturated fixed-point results are stored back to  $wd$ .

Internally, the multiplication and addition operate on data double the size of  $df$ . Truncation to fixed-point data format  $df$  is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

MADD_Q.H
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ←
            q_madd(WR[wd]16i+15..16i, WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
    endfor

MADD_Q.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            q_madd(WR[wd]32i+31..32i, WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function sat_s(tt, n, b)
    if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
        return 0n-b+1 || 1b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
        return 1n-b+1 || 0b-1
    else
        return tt
    endif

```

```
endfunction sat_s

function q_madd(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (tdn-1 || tdn-1..0 || 0n-1) + p2n-1..0
    d ← sat_s(d2n-1..n-1, n+1, n)
    return dn-1..0
endfunction q_madd
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1101	df	wt	ws	wd	3RF 011100

**Format:** MADDR\_Q.df

MADDR\_Q.H wd, ws, wt

MADDR\_Q.W wd, ws, wt

MSA  
MSA**Purpose:** Vector Fixed-Point Multiply and Add Rounded

Vector fixed-point multiply and add rounded.

**Description:** `wd[i] ← saturate(round(wd[i] + ws[i] * wt[i]))`

The products of fixed-point elements in vector *wt* by fixed-point elements in vector *ws* are added to the fixed-point elements in vector *wd*. The multiplication result is not saturated, i.e. exact  $(-1) * (-1) = 1$  is added to the destination. The rounded and saturated fixed-point results are stored back to *wd*.

Internally, the multiplication, addition, and rounding operate on data double the size of *df*. Truncation to fixed-point data format *df* is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format *df*.

### Restrictions:

No data-dependent exceptions are possible.

### Operation:

```

MADDR_Q.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ←
        q_maddr(WR[wd]16i+15..16i, WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MADDR_Q.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ←
        q_maddr(WR[wd]32i+31..32i, WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function sat_s(tt, n, b)
    if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
        return 0n-b+1 || 1b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
        return 1n-b+1 || 0b-1
    else
        return tt
    endif
endfunction sat_s

```

```
        endif
endfunction sat_s

function q_maddr(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (tdn-1 || tdn-1..0 || 0n-1) + p2n-1..0
    d ← d + (1 || 0n-2)
    d ← sat_s(d2n-1..n-1, n+1, n)
    return dn-1..0
endfunction q_maddr
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	001	df	wt	ws	wd	3R 010010

6                   3           2           5           5           5           6

**Format:** MADDV.df  
 MADDV.B wd, ws, wt  
 MADDV.H wd, ws, wt  
 MADDV.W wd, ws, wt  
 MADDV.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Multiply and Add

Vector multiply and add.

**Description:**  $wd[i] \leftarrow wd[i] + ws[i] * wt[i]$

The integer elements in vector  $wt$  are multiplied by integer elements in vector  $ws$  and added to the integer elements in vector  $wd$ . The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MADDV.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ←
      WR[wd]8i+7..8i + WR[ws]8i+7..8i * WR[wt]8i+7..8i
  endfor

MADDV.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ←
      WR[wd]16i+15..16i + WR[ws]16i+15..16i * WR[wt]16i+15..16i
  endfor

MADDV.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ←
      WR[wd]32i+31..32i + WR[ws]32i+31..32i * WR[wt]32i+31..32i
  endfor

MADDV.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ←
      WR[wd]64i+63..64i + WR[ws]64i+63..64i * WR[wt]64i+63..64i
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	110	df	wt	ws	wd	3R 001110

6                   3           2           5           5           5           6

**Format:** MAX\_A.df  
 MAX\_A.B wd, ws, wt  
 MAX\_A.H wd, ws, wt  
 MAX\_A.W wd, ws, wt  
 MAX\_A.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Maximum Based on Absolute Values

Vector and vector maximum based on the absolute values.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(ws[i]) > \text{absolute\_value}(wt[i]) ? ws[i] : wt[i]$

The value with the largest magnitude, i.e. absolute value, between corresponding signed elements in vector *ws* and vector *wt* are written to vector *wd*.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MAX_A.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← max_a(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

MAX_A.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← max_a(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

MAX_A.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← max_a(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

MAX_A.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← max_a(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function abs(tt, n)
  if ttn-1 = 1 then
    return -ttn-1..0
  else
    return ttn-1..0
  endif
endfunction abs

```

```
function max_a(ts, tt, n)
    t ← 0 || abs(tt, n)
    s ← 0 || abs(ts, n)
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max_a
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 001110

6                   3           2           5           5           5           6

**Format:** MAX\_S.df  
 MAX\_S.B wd, ws, wt  
 MAX\_S.H wd, ws, wt  
 MAX\_S.W wd, ws, wt  
 MAX\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Maximum

Vector and vector signed maximum.

**Description:**  $wd[i] \leftarrow \max(ws[i], wt[i])$

Maximum values between signed elements in vector *wt* and signed elements in vector *ws* are written to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MAX_S.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← max_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
endfor

MAX_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← max_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MAX_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← max_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

MAX_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← max_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function max_s(ts, tt, n)
    t ← ttn-1 || tt
    s ← tsn-1 || ts
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max_s

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
6	MSA 011110	3	df	2	wt	5	MSA 001110

**Format:** MAX\_U.df  
 MAX\_U.B wd, ws, wt  
 MAX\_U.H wd, ws, wt  
 MAX\_U.W wd, ws, wt  
 MAX\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Maximum

Vector and vector unsigned maximum.

**Description:**  $wd[i] \leftarrow \max(ws[i], wt[i])$

Maximum values between unsigned elements in vector  $wt$  and unsigned elements in vector  $ws$  are written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MAX_U.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← max_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
endfor

MAX_U.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← max_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MAX_U.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← max_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

MAX_U.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← max_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function max_u(ts, tt, n)
    t ← 0 || tt
    s ← 0 || ts
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max_u

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	s5	ws	wd	15 000110

**Format:** MAXI\_S.df

```
MAXI_S.B wd, ws, s5
MAXI_S.H wd, ws, s5
MAXI_S.W wd, ws, s5
MAXI_S.D wd, ws, s5
```

MSA  
MSA  
MSA  
MSA

**Purpose:** Immediate Signed Maximum

Immediate and vector signed maximum.

**Description:**  $wd[i] \leftarrow \max(ws[i], s5)$ Maximum values between signed elements in vector  $ws$  and the 5-bit signed immediate  $s5$  are written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
MAXI_S.B
t ← (s54)3 || s54..0
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← max_s(WR[ws]8i+7..8i, t, 8)
endfor

MAXI_S.H
t ← (s54)11 || s54..0
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← max_s(WR[ws]16i+15..16i, t, 16)
endfor

MAXI_S.W
t ← (s54)27 || s54..0
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← max_s(WR[ws]32i+31..32i, t, 32)
endfor

MAXI_S.D
t ← (s54)59 || s54..0
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← max_s(WR[ws]64i+63..64i, t, 64)
endfor

function max_s(ts, tt, n)
t ← ttn-1 || tt
s ← tsn-1 || ts
if t < s then
    return ts
else
    return tt
```

```
    endif  
endfunction max_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
6	MSA 011110	3 011 df	2 u5	5 ws	5 wd	6 15 000110

**Format:** MAXI\_U.df

```
MAXI_U.B wd,ws,u5
MAXI_U.H wd,ws,u5
MAXI_U.W wd,ws,u5
MAXI_U.D wd,ws,u5
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** Immediate Unsigned Maximum

Immediate and vector unsigned maximum.

**Description:**  $wd[i] \leftarrow \max(ws[i], u5)$ Maximum values between unsigned elements in vector  $ws$  and the 5-bit unsigned immediate  $u5$  are written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
MAXI_U.B
t ← 03 || u54..0
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← max_u(WR[ws]8i+7..8i, t, 8)
endfor

MAXI_U.H
t ← 011 || u54..0
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← max_u(WR[ws]16i+15..16i, t, 16)
endfor

MAXI_U.W
t ← 027 || u54..0
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← max_u(WR[ws]32i+31..32i, t, 32)
endfor

MAXI_U.D
t ← 059 || u54..0
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← max_u(WR[ws]64i+63..64i, t, 64)
endfor

function max_u(ts, tt, n)
    t ← 0 || tt
    s ← 0 || ts
    if t < s then
        return ts
    else
```

```
        return tt
    endif
endfunction max_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	111	df	wt	ws	wd	3R 001110

6                   3           2           5           5           5           6

**Format:** MIN\_A.df

```

MIN_A.B wd,ws,wt
MIN_A.H wd,ws,wt
MIN_A.W wd,ws,wt
MIN_A.D wd,ws,wt

```

```

MSA
MSA
MSA
MSA

```

**Purpose:** Vector Minimum Based on Absolute Value

Vector and vector minimum based on the absolute values.

**Description:**  $wd[i] \leftarrow \text{absolute\_value}(ws[i]) < \text{absolute\_value}(wt[i]) ? ws[i] : wt[i]$ The value with the smallest magnitude, i.e. absolute value, between corresponding signed elements in vector *ws* and vector *wt* are written to vector *wd*.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

MIN_A.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← min_a(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
endfor

MIN_A.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← min_a(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MIN_A.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← min_a(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

MIN_A.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← min_a(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function min_a(ts, tt, n)
    t ← 0 || abs(tt, n)
    s ← 0 || abs(ts, n)
    if t > s then
        return ts
    else
        return tt
    endif

```

```
endfunction min_a
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	wt	ws	wd	3R 001110

6                   3           2           5           5           5           6

**Format:** MIN\_S.df  
 MIN\_S.B wd, ws, wt  
 MIN\_S.H wd, ws, wt  
 MIN\_S.W wd, ws, wt  
 MIN\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Minimum

Vector and vector signed minimum.

**Description:**  $wd[i] \leftarrow \min(ws[i], wt[i])$

Minimum values between signed elements in vector *wt* and signed elements in vector *ws* are written to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MIN_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← min_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

MIN_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← min_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

MIN_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← min_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

MIN_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← min_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function min_s(ts, tt, n)
  t ← ttn-1 || tt
  s ← tsn-1 || ts
  if t > s then
    return ts
  else
    return tt
  endif
endfunction min_s

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
6	MSA 011110	3	df	wt	ws	wd	3R 001110

**Format:** MIN\_U.df  
 MIN\_U.B wd, ws, wt  
 MIN\_U.H wd, ws, wt  
 MIN\_U.W wd, ws, wt  
 MIN\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Minimum

Vector and vector unsigned minimum.

**Description:**  $wd[i] \leftarrow \min(ws[i], wt[i])$

Minimum values between unsigned elements in vector  $wt$  and unsigned elements in vector  $ws$  are written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MIN_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← min_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

MIN_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← min_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

MIN_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← min_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

MIN_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← min_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function min_u(ts, tt, n)
  t ← 0 || tt
  s ← 0 || ts
  if t > s then
    return ts
  else
    return tt
  endif
endfunction min_u

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	100	df	s5	ws	wd	15 000110

**Format:** MINI\_S.df  
 MINI\_S.B wd, ws, s5  
 MINI\_S.H wd, ws, s5  
 MINI\_S.W wd, ws, s5  
 MINI\_S.D wd, ws, s5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Signed Minimum

Immediate and vector signed minimum.

**Description:**  $wd[i] \leftarrow \min(ws[i], s5)$

Minimum values between signed elements in vector  $ws$  and the 5-bit signed immediate  $s5$  are written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MINI_S.B
  t ← (s54)3 || s54..0
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← min_s(WR[ws]8i+7..8i, t, 8)
  endfor

MINI_S.H
  t ← (s54)11 || s54..0
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← min_s(WR[ws]16i+15..16i, t, 16)
  endfor

MINI_S.W
  t ← (s54)27 || s54..0
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← min_s(WR[ws]32i+31..32i, t, 32)
  endfor

MINI_S.D
  t ← (s54)59 || s54..0
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← min_s(WR[ws]64i+63..64i, t, 64)
  endfor

function min_s(ts, tt, n)
  t ← ttn-1 || tt
  s ← tsn-1 || ts
  if t > s then
    return ts
  else
    return tt

```

```
        endif  
endfunction min_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0	
6	MSA 011110	3 101	2 df	5 u5	5 ws	5 wd	6 15 000110

**Format:** MINI\_U.df

```

MINI_U.B wd,ws,u5
MINI_U.H wd,ws,u5
MINI_U.W wd,ws,u5
MINI_U.D wd,ws,u5

```

```

MSA
MSA
MSA
MSA

```

**Purpose:** Immediate Unsigned Minimum

Immediate and vector unsigned minimum.

**Description:**  $wd[i] \leftarrow \min(ws[i], u5)$ Minimum values between unsigned elements in vector  $ws$  and the 5-bit unsigned immediate  $u5$  are written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

MINI_U.B
t ← 03 || u54..0
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← min_u(WR[ws]8i+7..8i, t, 8)
endfor

MINI_U.H
t ← 011 || u54..0
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← min_u(WR[ws]16i+15..16i, t, 16)
endfor

MINI_U.W
t ← 027 || u54..0
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← min_u(WR[ws]32i+31..32i, t, 32)
endfor

MINI_U.D
t ← 059 || u54..0
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← min_u(WR[ws]64i+63..64i, t, 64)
endfor

function min_u(ts, tt, n)
    t ← 0 || tt
    s ← 0 || ts
    if t > s then
        return ts
    else

```

```
        return tt
    endif
endfunction min_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	110	df	wt	ws	wd	3R 010010

**Format:** MOD\_S.df  
 MOD\_S.B wd, ws, wt  
 MOD\_S.H wd, ws, wt  
 MOD\_S.W wd, ws, wt  
 MOD\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Modulo  
 Vector signed remainder (modulo).

**Description:**  $wd[i] \leftarrow ws[i] \bmod wt[i]$

The signed integer elements in vector  $ws$  are divided by signed integer elements in vector  $wt$ . The remainder of the same sign as the dividend is written to vector  $wd$ . If a divisor element vector  $wt$  is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MOD_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i mod WR[wt]8i+7..8i
  endfor

MOD_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i mod WR[wt]16i+15..16i
  endfor

MOD_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i mod WR[wt]32i+31..32i
  endfor

MOD_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i mod WR[wt]64i+63..64i
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	111	df	wt	ws	wd	3R 010010

**Format:** MOD\_U.df  
 MOD\_U.B wd, ws, wt  
 MOD\_U.H wd, ws, wt  
 MOD\_U.W wd, ws, wt  
 MOD\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Modulo

Vector unsigned remainder (modulo).

**Description:**  $wd[i] \leftarrow ws[i] \text{ umod } wt[i]$

The unsigned integer elements in vector  $ws$  are divided by unsigned integer elements in vector  $wt$ . The remainder is written to vector  $wd$ . If a divisor element vector  $wt$  is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MOD_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i umod WR[wt]8i+7..8i
  endfor

MOD_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i umod WR[wt]16i+15..16i
  endfor

MOD_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i umod WR[wt]32i+31..32i
  endfor

MOD_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i umod WR[wt]64i+63..64i
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	16 15	11 10	6 5	0
6 MSA 011110	10 0010111110	5 ws	5 wd	6 ELM 011001	

**Format:** MOVE .V  
MOVE .V wd, ws

MSA

**Purpose:** Vector Move

Vector to vector move.

**Description:** wd  $\leftarrow$  ws

Copy all WRLEN bits in vector ws to vector wd.

The operand and result are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

WR [wd]  $\leftarrow$  WR [ws]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0110	df	wt	ws	wd	3RF 011100

**Format:** MSUB\_Q.df

MSUB\_Q.H wd, ws, wt

MSUB\_Q.W wd, ws, wt

MSA  
MSA**Purpose:** Vector Fixed-Point Multiply and Subtract

Vector fixed-point multiply and subtract.

**Description:**  $wd[i] \leftarrow \text{saturate}(wd[i] - ws[i] * wt[i])$ The product of fixed-point elements in vector  $wt$  by fixed-point elements in vector  $ws$  are subtracted from the fixed-point elements in vector  $wd$ . The multiplication result is not saturated, i.e. exact  $(-1) * (-1) = 1$  is subtracted from the destination. The saturated fixed-point results are stored back to  $wd$ .Internally, the multiplication and subtraction operate on data double the size of  $df$ . Truncation to fixed-point data format  $df$  is performed at the very last stage, after saturation.The operands and results are values in fixed-point data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

MSUB_Q.H
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ←
            q_msub(WR[wd]16i+15..16i, WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
    endfor

MSUB_Q.W
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ←
            q_msub(WR[wd]32i+31..32i, WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function sat_s(tt, n, b)
    if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
        return 0n-b+1 || 1b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
        return 1n-b+1 || 0b-1
    else
        return tt
    endif

```

```
endfunction sat_s

function q_msub(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (tdn-1 || tdn-1..0 || 0n-1) - p2n-1..0
    d ← sat_s(d2n-1..n-1, n+1, n)
    return dn-1..0
endfunction q_msub
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1110	df	wt	ws	wd	3RF 011100

**Format:** MSUBR\_Q.df  
 MSUBR\_Q.H wd, ws, wt  
 MSUBR\_Q.W wd, ws, wt

MSA  
 MSA

**Purpose:** Vector Fixed-Point Multiply and Subtract Rounded

Vector fixed-point multiply and subtract rounded.

**Description:** `wd[i] ← saturate(round(wd[i] - ws[i] * wt[i]))`

The products of fixed-point elements in vector *wt* by fixed-point elements in vector *ws* are subtracted from the fixed-point elements in vector *wd*. The multiplication result is not saturated, i.e. exact  $(-1) * (-1) = 1$  is subtracted from the destination. The rounded and saturated fixed-point results are stored back to *wd*.

Internally, the multiplication, subtraction, and rounding operate on data double the size of *df*. Truncation to fixed-point data format *df* is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MSUBR_Q.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ←
        q_msabr(WR[wd]16i+15..16i, WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MSUBR_Q.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ←
        q_msabr(WR[wd]32i+31..32i, WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function sat_s(tt, n, b)
    if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
        return 0n-b+1 || 1b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
        return 1n-b+1 || 0b-1
    else
        return tt
    endif
endfunction sat_s

```

```
        endif
endfunction sat_s

function q_msabr(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (tdn-1 || tdn-1..0 || 0n-1) - p2n-1..0
    d ← d + (1 || 0n-2)
    d ← sat_s(d2n-1..n-1, n+1, n)
    return dn-1..0
endfunction q_msabr
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 010010

6                   3           2           5           5           5           6

**Format:** MSUBV.df  
 MSUBV.B wd, ws, wt  
 MSUBV.H wd, ws, wt  
 MSUBV.W wd, ws, wt  
 MSUBV.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Multiply and Subtract

Vector multiply and subtract.

**Description:**  $wd[i] \leftarrow wd[i] - ws[i] * wt[i]$

The integer elements in vector *wt* are multiplied by integer elements in vector *ws* and subtracted from the integer elements in vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MSUBV.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ←
      WR[wd]8i+7..8i - WR[ws]8i+7..8i * WR[wt]8i+7..8i
  endfor

MSUBV.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ←
      WR[wd]16i+15..16i - WR[ws]16i+15..16i * WR[wt]16i+15..16i
  endfor

MSUBV.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ←
      WR[wd]32i+31..32i - WR[ws]32i+31..32i * WR[wt]32i+31..32i
  endfor

MSUBV.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ←
      WR[wd]64i+63..64i - WR[ws]64i+63..64i * WR[wt]64i+63..64i
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	0100	df	wt	ws	wd	3RF 011100

**Format:** MUL\_Q.df  
 MUL\_Q.H wd, ws, wt  
 MUL\_Q.W wd, ws, wt

MSA  
 MSA

**Purpose:** Vector Fixed-Point Multiply

Vector fixed-point multiplication.

**Description:**  $wd[i] \leftarrow ws[i] * wt[i]$

The fixed-point elements in vector  $wt$  multiplied by fixed-point elements in vector  $ws$ . The result is written to vector  $wd$ .

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The operands and results are values in fixed-point data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

MUL_Q.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← q_mul(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MUL_Q.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← q_mul(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function q_mul(ts, tt, n)
    if ts = 1 || 0n-1 and tt = 1 || 0n-1 then
        return 0 || 1n-1
    else
        p ← mulx_s(ts, tt, n)
        return p2n-2..n-1
    endif
endfunction q_mul

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21 20	16 15	11 10	6 5	0
MSA 011110	1100	df	wt	ws	wd	3RF 011100

**Format:** MULR\_Q.df

MULR\_Q.H wd, ws, wt

MULR\_Q.W wd, ws, wt

MSA  
MSA**Purpose:** Vector Fixed-Point Multiply Rounded

Vector fixed-point multiply rounded.

**Description:** `wd[i] ← round(ws[i] * wt[i])`The fixed-point elements in vector *wt* multiplied by fixed-point elements in vector *ws*. The rounded result is written to vector *wd*.

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The rounding is done by adding 1 to the most significant bit that is going to be discarded prior to shifting left the full multiplication result.

The operands and results are values in fixed-point data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

MULR_Q.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← q_mulr(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MULR_Q.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← q_mulr(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

function mulx_s(ts, tt, n)
    s ← (tsn-1)n || tsn-1..0
    t ← (ttn-1)n || ttn-1..0
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function q_mulr(ts, tt, n)
    if ts = 1 || 0n-1 and tt = 1 || 0n-1 then
        return 0 || 1n-1
    else
        p ← mulx_s(ts, tt, n)
        p ← p + (1 || 0n-2)
        return p2n-2..n-1
    endfunction q_mulr

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 010010	MSA MSA MSA MSA

**Format:** MULV.df

MULV.B wd,ws,wt  
 MULV.H wd,ws,wt  
 MULV.W wd,ws,wt  
 MULV.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Multiply

Vector multiply.

**Description:**  $wd[i] \leftarrow ws[i] * wt[i]$ 

The integer elements in vector *wt* are multiplied by integer elements in vector *ws*. The result is written to vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

MULV.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i * WR[wt]8i+7..8i
  endfor

MULV.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i * WR[wt]16i+15..16i
  endfor

MULV.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i * WR[wt]32i+31..32i
  endfor

MULV.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i * WR[wt]64i+63..64i
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	18 17 16 15	11 10	6 5	0
MSA 011110 6	11000010 8	df 2	ws 5	wd 5	2R 011110 6

**Format:** NLOC.df  
 NLOC.B wd, ws  
 NLOC.H wd, ws  
 NLOC.W wd, ws  
 NLOC.D wd, ws

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Leading Ones Count

Vector element count of leading bits set to 1.

**Description:**  $wd[i] \leftarrow \text{leading\_one\_count}(ws[i])$

The number of leading ones for elements in vector  $ws$  is stored to the elements in vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

NLOC.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← leading_one_count(WR[ws]8i+7..8i, 8)
endfor

NLOC.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← leading_one_count(WR[ws]16i+15..16i, 16)
endfor

NLOC.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← leading_one_count(WR[ws]32i+31..32i, 32)
endfor

NLOC.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← leading_one_count(WR[ws]64i+63..64i, 64)
endfor

function leading_one_count(tt, n)
    z ← 0
    for i in n-1..0
        if tti = 0 then
            return z
        else
            z ← z + 1
        endif
    endfunction leading_one_count
  
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	18 17 16 15	11 10	6 5	0
MSA 011110	11000011	df	ws	wd	2R 011110

6                    8                    2                    5                    5                    6

**Format:** NLZC.df  
NLZC.B wd, ws  
NLZC.H wd, ws  
NLZC.W wd, ws  
NLZC.D wd, ws

MSA  
MSA  
MSA  
MSA

**Purpose:** Vector Leading Zeros Count

Vector element count of leading bits set to 0.

**Description:**  $wd[i] \leftarrow \text{leading\_zero\_count}(ws[i])$

The number of leading zeroes for elements in vector  $ws$  is stored to the elements in vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

NLZC.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← leading_zero_count(WR[ws]8i+7..8i, 8)
endfor

NLZC.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← leading_zero_count(WR[ws]16i+15..16i, 16)
endfor

NLZC.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← leading_zero_count(WR[ws]32i+31..32i, 32)
endfor

NLZC.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← leading_zero_count(WR[ws]64i+63..64i, 64)
endfor

function leading_zero_count(tt, n)
    z ← 0
    for i in n-1..0
        if tti = 1 then
            return z
        else
            z ← z + 1
        endif
    endfunction leading_zero_count

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110	00010	wt	ws	wd	VEC 011110	MSA

**Format:** NOR.V  
NOR.V wd, ws, wt

**Purpose:** Vector Logical Negated Or

Vector by vector logical negated or.

**Description:**  $wd \leftarrow ws \text{ NOR } wt$

Each bit of vector  $ws$  is combined with the corresponding bit of vector  $wt$  in a bitwise logical NOR operation. The result is written to vector  $wd$ .

The operands and results are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

$WR[wd] \leftarrow WR[ws] \text{ nor } WR[wt]$

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23		16 15		11 10		6 5	0
	MSA 011110	10	i8		ws		wd	I8 000000

6                    2                    8                    5                    5                    6

**Format:** NORI.B

NORI.B wd, ws, i8

MSA

**Purpose:** Immediate Logical Negated Or

Immediate by vector logical negated or.

**Description:**  $wd[i] \leftarrow ws[i] \text{ NOR } i8$ Each byte element of vector  $ws$  is combined with the 8-bit immediate  $i8$  in a bitwise logical NOR operation. The result is written to vector  $wd$ .

The operands and results are values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i nor i87..0
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110	00001	wt	ws	wd	VEC 011110	MSA

**Format:** OR.V  
OR.V wd, ws, wt

**Purpose:** Vector Logical Or

Vector by vector logical or.

**Description:**  $wd \leftarrow ws \text{ OR } wt$

Each bit of vector  $ws$  is combined with the corresponding bit of vector  $wt$  in a bit wise logical OR operation. The result is written to vector  $wd$ .

The operands and results are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

$WR[wd] \leftarrow WR[ws] \text{ or } WR[wt]$

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23		16 15	11 10	6 5	0
MSA 011110	01	i8	ws	wd	I8 000000	6

6                    2                    8                    5                    5                    6

**Format:** ORI.B

ORI.B wd,ws,i8

MSA

**Purpose:** Immediate Logical Or

Immediate by vector logical or.

**Description:**  $wd[i] \leftarrow ws[i] \text{ OR } i8$ Each byte element of vector  $ws$  is combined with the 8-bit immediate  $i8$  in a bitwise logical OR operation. The result is written to vector  $wd$ .

The operands and results are values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i or i87..0
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 010100

**Format:** PCKEV.df

PCKEV.B wd,ws,wt  
 PCKEV.H wd,ws,wt  
 PCKEV.W wd,ws,wt  
 PCKEV.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Pack Even

Vector even elements copy.

**Description:** `left_half(wd)[i] ← ws[2i]; right_half(wd)[i] ← wt[2i]`Even elements in vector *ws* are copied to the left half of vector *wd* and even elements in vector *wt* are copied to the right half of vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

PCKEV.B
for i in 0 .. WRLEN/16-1
    j ← 2 * i
    WR[wd]8i+7..8i+WRLEN/2..8i+WRLEN/2 ← WR[ws]8j+7..8j
    WR[wd]8i+7..8i ← WR[wt]8j+7..8j
endfor

PCKEV.H
for i in 0 .. WRLEN/32-1
    j ← 2 * i
    WR[wd]16i+15+WRLEN/2..16j+WRLEN/2 ← WR[ws]16j+15..16j
    WR[wd]16i+15..16i ← WR[wt]16j+15..16j
endfor

PCKEV.W
for i in 0 .. WRLEN/64-1
    j ← 2 * i
    WR[wd]32i+31+WRLEN/2..32j+WRLEN/2 ← WR[ws]32j+31..32j
    WR[wd]32i+31..32i ← WR[wt]32j+31..32j
endfor

PCKEV.D
for i in 0 .. WRLEN/128-1
    j ← 2 * i
    WR[wd]64i+63+WRLEN/2..64j+WRLEN/2 ← WR[ws]64j+63..64j
    WR[wd]64i+63..64i ← WR[wt]64j+63..64j
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
6	MSA 011110	3	df	wt	ws	wd	3R 010100

**Format:** PCKOD.df

PCKOD.B wd,ws,wt  
 PCKOD.H wd,ws,wt  
 PCKOD.W wd,ws,wt  
 PCKOD.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Pack Odd

Vector odd elements copy.

**Description:**  $\text{left\_half}(\text{wd})[i] \leftarrow \text{ws}[2i+1]; \text{right\_half}(\text{wd})[i] \leftarrow \text{wt}[2i+1]$ Odd elements in vector *ws* are copied to the left half of vector *wd* and odd elements in vector *wt* are copied to the right half of vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

PCKOD.B
for i in 0 .. WRLEN/16-1
    k ← 2 * i + 1
    WR[wd]8i+7..8i+WRLEN/2..8i+WRLEN/2 ← WR[ws]8k+7..8k
    WR[wd]8i+7..8i ← WR[wt]8k+7..8k
endfor

PCKOD.H
for i in 0 .. WRLEN/32-1
    k ← 2 * i + 1
    WR[wd]16i+15+WRLEN/2..16i+WRLEN/2 ← WR[ws]16k+15..16k
    WR[wd]16i+15..16i ← WR[wt]16k+15..16k
endfor

PCKOD.W
for i in 0 .. WRLEN/64-1
    k ← 2 * i + 1
    WR[wd]32i+31+WRLEN/2..32i+WRLEN/2 ← WR[ws]32k+31..32k
    WR[wd]32i+31..32i ← WR[wt]32k+31..32k
endfor

PCKOD.D
for i in 0 .. WRLEN/128-1
    k ← 2 * i + 1
    WR[wd]64i+63+WRLEN/2..64i+WRLEN/2 ← WR[ws]64k+63..64k
    WR[wd]64i+63..64i ← WR[wt]64k+63..64k
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	18 17 16 15	11 10	6 5	0
MSA 011110	11000001	df	ws	wd	2R 011110

**Format:** PCNT.df  
 PCNT.B wd, ws  
 PCNT.H wd, ws  
 PCNT.W wd, ws  
 PCNT.D wd, ws

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Population Count

Vector element count of all bits set to 1.

**Description:**  $wd[i] \leftarrow \text{population\_count}(ws[i])$

The number of bits set to 1 for elements in vector  $ws$  is stored to the elements in vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

PCNT.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← population_count(WR[ws]8i+7..8i, 8)
endfor

PCNT.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← population_count(WR[ws]16i+15..16i, 16)
endfor

PCNT.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← population_count(WR[ws]32i+31..32i, 32)
endfor

PCNT.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← population_count(WR[ws]64i+63..64i, 64)
endfor

function population_count(tt, n)
    z ← 0
    for i in n-1..0
        if tti = 1 then
            z ← z + 1
        endif
    endfunction

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	000	df/m	ws	wd	BIT 001010	6

**Format:** SAT\_S.df  
 SAT\_S.B wd, ws, m  
 SAT\_S.H wd, ws, m  
 SAT\_S.W wd, ws, m  
 SAT\_S.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Signed Saturate

Immediate selected bit width saturation of signed values.

**Description:**  $wd[i] \leftarrow \text{saturate\_signed}(ws[i], m+1)$

Signed elements in vector  $ws$  are saturated to signed values of  $m+1$  bits without changing the data width. The result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

SAT_S.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← sat_s(WR[ws]8i+7..8i, 8, m+1)
endfor

SAT_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← sat_s(WR[ws]16i+15..16i, 16, m+1)
endfor

SAT_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← sat_s(WR[ws]32i+31..32i, 32, m+1)
endfor

SAT_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← sat_s(WR[ws]64i+63..64i, 64, m+1)
endfor

function sat_s(tt, n, b)
    if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
        return 0n-b+1 || 1b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
        return 1n-b+1 || 0b-1
    else
        return tt
    endif
endfunction sat_s

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	001	df/m	ws	wd	BIT 001010	6

**Format:** SAT\_U.df  
 SAT\_U.B wd, ws, m  
 SAT\_U.H wd, ws, m  
 SAT\_U.W wd, ws, m  
 SAT\_U.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Unsigned Saturate

Immediate selected bit width saturation of unsigned values.

**Description:**  $wd[i] \leftarrow \text{saturate\_unsigned}(ws[i], m+1)$

Unsigned elements in vector  $ws$  are saturated to unsigned values of  $m+1$  bits without changing the data width. The result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```
SAT_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← sat_u(WR[ws]8i+7..8i, 8, m+1)
  endfor

SAT_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← sat_u(WR[ws]16i+15..16i, 16, m+1)
  endfor

SAT_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← sat_u(WR[ws]32i+31..32i, 32, m+1)
  endfor

SAT_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← sat_u(WR[ws]64i+63..64i, 64, m+1)
  endfor

function sat_u(tt, n, b)
  if ttn-1..b ≠ 0n-b then
    return 0n-b || 1b
  else
    return tt
  endif
endfunction sat_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23	16 15	11 10	6 5	0
MSA 011110	df	i8	ws	wd	I8 000010

6                    2                    8                    5                    5                    6

**Format:** SHF.df

SHF.B wd,ws,i8

MSA

SHF.H wd,ws,i8

MSA

SHF.W wd,ws,i8

MSA

**Purpose:** Immediate Set Shuffle Elements

Immediate control value-based 4 element set copy

**Description:**  $wd[i] \leftarrow \text{shuffle\_set}(ws, i, i8)$ The set shuffle instruction works on 4-element sets in *df* data format. All sets are shuffled in the same way: the element  $i8_{2i+1..2i}$  in *ws* is copied over the element *i* in *wd*, where *i* is 0, 1, 2, 3.

The operands and results are values in byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SHF.B
for i in 0 .. WRLEN/8-1
    j ← i % 4
    k ← i - j + i82j+1..2j
    WR[wd]8i+7..8i ← WR[ws]8k+7..8k
endfor

SHF.H
for i in 0 .. WRLEN/16-1
    j ← i % 4
    k ← i - j + i82j+1..2j
    WR[wd]16i+15..16i ← WR[ws]16k+15..16k
endfor

SHF.W
for i in 0 .. WRLEN/32-1
    j ← i % 4
    k ← i - j + i82j+1..2j
    WR[wd]32i+31..32i ← WR[ws]32k+31..32k
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
6	MSA 011110	3 000 df	2 rt	5 ws	5 wd	6 3R 010100

**Format:** SLD.df

```
SLD.B wd,ws [rt]
SLD.H wd,ws [rt]
SLD.W wd,ws [rt]
SLD.D wd,ws [rt]
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** GPR Columns Slide

GPR number of columns to slide left source array.

**Description:** `wd[i] ← slide(wd, ws, rt)`

Vector registers *wd* and *ws* contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format *df*.

The slide instructions manipulate the content of vector registers *wd* and *ws* as byte elements, with data format *df* indicating the 2-dimensional byte array layout.

The two source rectangles *wd* and *ws* are concatenated horizontally in the order they appear in the syntax, i.e. first *wd* and then *ws*. Place a new destination rectangle over *ws* and then slide it to the left over the concatenation of *wd* and *ws* by the number of columns given in GPR *rt*. The result is written to vector *wd*.

GPR *rt* value is interpreted modulo the number of columns in destination rectangle, or equivalently, the number of data format *df* elements in the destination vector.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
SLD.B
n ← GPR[rt] % (WRLEN/8)
v ← WR[wd] || WR[ws]
for i in 0 .. WRLEN/8-1
    j ← i + n
    WR[wd]8i+7..8i ← v8j+7..8j
endfor

SLD.H
n ← GPR[rt] % (WRLEN/16)
s ← WRLEN/2
for k in 0, 1
    t = s * k
    v ← (WR[wd]t+s-1..t || WR[ws]t+s-1..t)
    for i in 0 .. s/8-1
        j ← i + n
        WR[wd]t+8i+7..t+8i ← v8j+7..8j
    endfor
endfor

SLD.W
n ← GPR[rt] % (WRLEN/32)
s ← WRLEN/4
```

```
for k in 0, ..., 3
    t = s * k
    v ← (WR[wd]t+s-1..t || WR[ws]t+s-1..t)
    for i in 0 .. s/8-1
        j ← i + n
        WR[wd]t+8i+7..t+8i ← v8j+7..8j
    endfor
endfor

SLD.D
n ← GPR[rt] % (WRLEN/64)
s ← WRLEN/8
for k in 0, ..., 7
    t = s * k
    v ← (WR[wd]t+s-1..t || WR[ws]t+s-1..t)
    for i in 0 .. s/8-1
        j ← i + n
        WR[wd]t+8i+7..t+8i ← v8j+7..8j
    endfor
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21	16 15	11 10	6 5	0
MSA 011110	0000	df/n	ws	wd	ELM 011001	MSA MSA MSA MSA

**Format:** SLDI.df

SLDI.B wd, ws [n]  
 SLDI.H wd, ws [n]  
 SLDI.W wd, ws [n]  
 SLDI.D wd, ws [n]

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Columns Slide

Immediate number of columns to slide left source array.

**Description:**  $wd[i] \leftarrow \text{slide}(wd, ws, n)$ 

Vector registers  $wd$  and  $ws$  contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format  $df$ .

The slide instructions manipulate the content of vector registers  $wd$  and  $ws$  as byte elements, with data format  $df$  indicating the 2-dimensional byte array layout.

The two source rectangles  $wd$  and  $ws$  are concatenated horizontally in the order they appear in the syntax, i.e. first  $wd$  and then  $ws$ . Place a new destination rectangle over  $ws$  and then slide it to the left over the concatenation of  $wd$  and  $ws$  by  $n$  columns. The result is written to vector  $wd$ .

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SLDI.B
  v ← WR[wd] || WR[ws]
  for i in 0 .. WRLEN/8-1
    j ← i + n
    WR[wd]8i+7..8i ← v8j+7..8j
  endfor

SLDI.H
  s ← WRLEN/2
  for k in 0, 1
    t = s * k
    v ← (WR[wd]t+s-1..t || WR[ws]t+s-1..t)
    for i in 0 .. s/8-1
      j ← i + n
      WR[wd]t+8i+7..t+8i ← v8j+7..8j
    endfor
  endfor

SLDI.W
  s ← WRLEN/4
  for k in 0, ..., 3
    t = s * k
    v ← (WR[wd]t+s-1..t || WR[ws]t+s-1..t)
    for i in 0 .. s/8-1
      j ← i + n

```

```
WR[wd]t+8i+7..t+8i ← v8j+7..8j
endfor
endfor

SLDI.D
s ← WRLEN/8
for k in 0, ..., 7
    t = s * k
    v ← (WR[wd]t+s-1..t || WR[ws]t+s-1..t)
    for i in 0 .. s/8-1
        j ← i + n
        WR[wd]t+8i+7..t+8i ← v8j+7..8j
    endfor
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 001101

6            3            2            5            5            5            6

**Format:** SLL.df

```
SLL.B wd,ws,wt
SLL.H wd,ws,wt
SLL.W wd,ws,wt
SLL.D wd,ws,wt
```

MSA  
MSA  
MSA  
MSA

**Purpose:** Vector Shift Left

Vector bit count shift left.

**Description:**  $wd[i] \leftarrow ws[i] \ll wt[i]$ 

The elements in vector *ws* are shifted left by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
SLL.B
for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[ws]8i+8-t-1..8i || 0t
endfor

SLL.H
for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[ws]16i+16-t-1..16i || 0t
endfor

SLL.W
for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[ws]32i+32-t-1..32i || 0t
endfor

SLL.D
for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[ws]64i+64-t-1..64i || 0t
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	000	df/m	ws	wd	BIT 001001	6

**Format:** SLLI.df

SLLI.B wd, ws, m  
 SLLI.H wd, ws, m  
 SLLI.W wd, ws, m  
 SLLI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Shift Left

Immediate bit count shift left.

**Description:**  $wd[i] \leftarrow ws[i] \ll m$ The elements in vector  $ws$  are shifted left by  $m$  bits. The result is written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SLLI.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+8-t-1..8i || 0t
  endfor

SLLI.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+16-t-1..16i || 0t
  endfor

SLLI.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+32-t-1..32i || 0t
  endfor

SLLI.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+64-t-1..64i || 0t
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	001	df	rt	ws	wd	3R 010100

6                   3           2           5           5           5           6

**Format:** SPLAT.df  
 SPLAT.B wd, ws [rt]  
 SPLAT.H wd, ws [rt]  
 SPLAT.W wd, ws [rt]  
 SPLAT.D wd, ws [rt]

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** GPR Element Splat

GPR selected element replicated in all destination elements.

**Description:**  $wd[i] \leftarrow ws[rt]$

Replicate vector  $ws$  element with index given by GPR  $rt$  to all elements in vector  $wd$ .

GPR  $rt$  value is interpreted modulo the number of data format  $df$  elements in the destination vector.

The operands and results are values in data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

SPLAT.B
  n ← GPR[rt] % (WRLEN/8)
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8n+7..8n
  endfor

SPLAT.H
  n ← GPR[rt] % (WRLEN/16)
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16n+15..16n
  endfor

SPLAT.W
  n ← GPR[rt] % (WRLEN/32)
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32n+31..32n
  endfor

SPLAT.D
  n ← GPR[rt] % (WRLEN/64)
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64n+63..64n
  endfor

```

#### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	22 21	16 15	11 10	6 5	0
MSA 011110	0001	df/n	ws	wd	ELM 011001	

**Format:** SPLATI.df

SPLATI.B wd, ws [n]  
 SPLATI.H wd, ws [n]  
 SPLATI.W wd, ws [n]  
 SPLATI.D wd, ws [n]

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Element Splat

Immediate selected element replicated in all destination elements.

**Description:**  $wd[i] \leftarrow ws[n]$ Replicate element  $n$  in vector  $ws$  to all elements in vector  $wd$ .The operands and results are values in data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SPLATI.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8n+7..8n
  endfor

SPLATI.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16n+15..16n
  endfor

SPLATI.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32n+31..32n
  endfor

SPLATI.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64n+63..64n
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	001	df	wt	ws	wd	3R 001101

**Format:** SRA.df

SRA.B wd,ws,wt  
 SRA.H wd,ws,wt  
 SRA.W wd,ws,wt  
 SRA.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Shift Right Arithmetic

Vector bit count shift right arithmetic.

**Description:**  $wd[i] \leftarrow ws[i] \gg wt[i]$ 

The elements in vector *ws* are shifted right arithmetic by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SRA.B
  for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← (WR[ws]8i+7)t || WR[ws]8i+7..8i+t
  endfor

SRA.H
  for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← (WR[ws]16i+15)t || WR[ws]16i+15..16i+t
  endfor

SRA.W
  for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← (WR[ws]32i+31)t || WR[ws]32i+31..32i+t
  endfor

SRA.D
  for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← (WR[ws]64i+63)t || WR[ws]64i+63..64i+t
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	001	df/m	ws	wd	BIT 001001	6

**Format:** SRAI.df

SRAI.B wd, ws, m  
 SRAI.H wd, ws, m  
 SRAI.W wd, ws, m  
 SRAI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Shift Right Arithmetic

Immediate bit count shift right arithmetic.

**Description:**  $wd[i] \leftarrow ws[i] \gg m$ The elements in vector *ws* are shifted right arithmetic by *m* bits. The result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SRAI.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← (WR[ws]8i+7)t || WR[ws]8i+7..8i+t
  endfor

SRAI.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← (WR[ws]16i+15)t || WR[ws]16i+15..16i+t
  endfor

SRAI.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← (WR[ws]32i+31)t || WR[ws]32i+31..32i+t
  endfor

SRAI.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← (WR[ws]64i+63)t || WR[ws]64i+63..64i+t
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	001	df	wt	ws	wd	3R 010101

6                   3           2           5           5           5           6

**Format:** SRAR.df

SRAR.B wd, ws, wt  
 SRAR.H wd, ws, wt  
 SRAR.W wd, ws, wt  
 SRAR.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Shift Right Arithmetic Rounded

Vector bit count shift right arithmetic with rounding

**Description:**  $wd[i] \leftarrow ws[i] \gg (rounded) wt[i]$ 

The elements in vector *ws* are shifted right arithmetic by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SRAR.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← srar(WR[ws]8i+7..8i, WR[wt]8i+2..8i, 8)
  endfor

SRAR.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← srar(WR[ws]16i+15..16i, WR[wt]16i+3..16i, 16)
  endfor

SRAR.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← srar(WR[ws]32i+31..32i, WR[wt]32i+4..32i, 32)
  endfor

SRAR.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← srar(WR[ws]64i+63..64i, WR[wt]64i+5..64i, 64)
  endfor

function srar(ts, n, b)
  if n = 0 then
    return ts
  else
    return ((tsb-1)n || tsb-1..n) + tsn-1
  endif
endfunction srar

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	010	df/m	ws	wd	BIT 001010	6

**Format:** SRARI.df  
 SRARI.B wd, ws, m  
 SRARI.H wd, ws, m  
 SRARI.W wd, ws, m  
 SRARI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Shift Right Arithmetic Rounded

Immediate bit count shift right arithmetic with rounding

**Description:**  $wd[i] \leftarrow ws[i] \gg (rounded) m$

The elements in vector  $ws$  are shifted right arithmetic by  $m$  bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

SRARI.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← srar(WR[ws]8i+7..8i, m, 8)
  endfor

SRARI.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← srar(WR[ws]16i+15..16i, m, 16)
  endfor

SRARI.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← srar(WR[ws]32i+31..32i, m, 32)
  endfor

SRARI.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← srar(WR[ws]64i+63..64i, m, 64)
  endfor

function srar(ts, n, b)
  if n = 0 then
    return ts
  else
    return ((tsb-1)n || tsb-1..n) + tsn-1
  endif
endfunction srar

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 001101

**Format:** SRL.df

SRL.B wd,ws,wt  
 SRL.H wd,ws,wt  
 SRL.W wd,ws,wt  
 SRL.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Shift Right Logical

Vector bit count shift right logical.

**Description:**  $wd[i] \leftarrow ws[i] \gg wt[i]$ 

The elements in vector *ws* are shifted right logical by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SRL.B
  for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← 0t || WR[ws]8i+7..8i+t
  endfor

SRL.H
  for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← 0t || WR[ws]16i+15..16i+t
  endfor

SRL.W
  for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← 0t || WR[ws]32i+31..32i+t
  endfor

SRL.D
  for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← (WR[ws]64i+63)t || WR[ws]64i+63..64i+t
  endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	010	df/m	ws	wd	BIT 001001	6

**Format:** SRLI.df

SRLI.B wd, ws, m  
 SRLI.H wd, ws, m  
 SRLI.W wd, ws, m  
 SRLI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Shift Right Logical

Immediate bit count shift right logical.

**Description:**  $wd[i] \leftarrow ws[i] \gg m$ The elements in vector *ws* are shifted right logical by *m* bits. The result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SRLI.B
    t ← m
    for i in 0 .. WRLEN/8-1
        WR[wd]8i+7..8i ← 0t || WR[ws]8i+7..8i+t
    endfor

SRLI.H
    t ← m
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ← 0t || WR[ws]16i+15..16i+t
    endfor

SRLI.W
    t ← m
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ← 0t || WR[ws]32i+31..32i+t
    endfor

SRLI.D
    t ← m
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ← 0t || WR[ws]64i+63..64i+t
    endfor
  
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 010101

6                   3           2           5           5           5           6

**Format:** SRLR.df

SRLR.B wd, ws, wt  
 SRLR.H wd, ws, wt  
 SRLR.W wd, ws, wt  
 SRLR.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Shift Right Logical Rounded

Vector bit count shift right logical with rounding

**Description:**  $wd[i] \leftarrow ws[i] \gg (rounded) wt[i]$ 

The elements in vector  $ws$  are shifted right logical by the number of bits the elements in vector  $wt$  specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SRLR.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← srlr(WR[ws]8i+7..8i, WR[wt]8i+2..8i, 8)
  endfor

SRLR.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← srlr(WR[ws]16i+15..16i, WR[wt]16i+3..16i, 16)
  endfor

SRLR.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← srlr(WR[ws]32i+31..32i, WR[wt]32i+4..32i, 32)
  endfor

SRLR.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← srlr(WR[ws]64i+63..64i, WR[wt]64i+5..64i, 64)
  endfor

function srlr(ts, n, b)
  if n = 0 then
    return ts
  else
    return (0n || tsb-1..n) + tsn-1
  endif
endfunction srlr

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22	16 15	11 10	6 5	0
MSA 011110	011	df/m	ws	wd	BIT 001010	6

**Format:** SRLRI.df  
 SRLRI.B wd, ws, m  
 SRLRI.H wd, ws, m  
 SRLRI.W wd, ws, m  
 SRLRI.D wd, ws, m

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Shift Right Logical Rounded

Immediate bit count shift right logical with rounding

**Description:**  $wd[i] \leftarrow ws[i] \gg (rounded) m$

The elements in vector  $ws$  are shifted right logical by  $m$  bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector  $wd$ .

The operands and results are values in integer data format  $df$ .

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

SRLRI.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← srlr(WR[ws]8i+7..8i, m, 8)
  endfor

SRLRI.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← srlr(WR[ws]16i+15..16i, m, 16)
  endfor

SRLRI.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← srlr(WR[ws]32i+31..32i, m, 32)
  endfor

SRLRI.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← srlr(WR[ws]64i+63..64i, m, 64)
  endfor

function srlr(ts, n, b)
  if n = 0 then
    return ts
  else
    return (0n || tsb-1..n) + tsn-1
  endif
endfunction srlr

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	16 15	11 10	6 5	2 1 0	
MSA 011110	s10	rs	wd	MI10 1001	df	

6                    10                    5                    5                    4                    2

**Format:** ST.df

ST.B wd,s10(rs)  
 ST.H wd,s10(rs)  
 ST.W wd,s10(rs)  
 ST.D wd,s10(rs)

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Store

Vector store element-by-element to base register plus offset memory address.

**Description:** `memory[rs + s10 + i * sizeof(wd[i])] ← wd[i]`

The *WRLEN* / 8 bytes in vector *wd* are stored as elements of data format *df* at the effective memory location addressed by the base *rs* and the 10-bit signed immediate offset *s10*.

The *s10* offset in data format *df* units is added to the base *rs* to form the effective memory location address. *rs* and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector store instruction is atomic at the element level with no guaranteed ordering among elements, i.e. each element store is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format *df*. The assembler determines the *s10* bitfield value dividing the byte offset by the size of the data format *df*.

**Restrictions:**

Address-dependent exceptions are possible.

**Operation:**

```

ST.B
  a ← rs + s10
  StoreByteVector(WR[wd]WRLEN-1..0, a, WRLEN/8)

ST.H
  a ← rs + s10 * 2
  StoreHalfwordVector(WR[wd]WRLEN-1..0, a, WRLEN/16)

ST.W
  a ← rs + s10 * 4
  StoreWordVector(WR[wd]WRLEN-1..0, a, WRLEN/32)

ST.D
  a ← rs + s10 * 8
  StoreDoublewordVector(WR[wd]WRLEN-1..0, a, WRLEN/64)

function StoreByteVector(tt, a, n)
  /* Implementation defined store n byte vector tt to virtual
   address a. */
endfunction StoreByteVector

function StoreHalfwordVector(tt, a, n)
  /* Implementation defined store n halfword vector tt to virtual
   address a. */
endfunction StoreHalfwordVector

```

```
        address a. */
endfunction StoreHalfwordVector

function StoreWordVector(tt, a, n)
    /* Implementation defined store n word vector tt to virtual
       address a. */
endfunction StoreWordVector

function StoreDoublewordVector(tt, a, n)
    /* Implementation defined store n doubleword vector tt to virtual
       address a. */
endfunction StoreDoublewordVector
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, Data access TLB and Address Error Exceptions.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 010001

6                   3           2           5           5           5           6

**Format:** SUBS\_S.df  
 SUBS\_S.B wd, ws, wt  
 SUBS\_S.H wd, ws, wt  
 SUBS\_S.W wd, ws, wt  
 SUBS\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Saturated Subtract of Signed Values

Vector subtraction from vector saturating the result as signed value.

**Description:** `wd[i] ← saturate_signed(signed(ws[i]) - signed(wt[i]))`

The elements in vector *wt* are subtracted from the elements in vector *ws*. Signed arithmetic is performed and overflows clamp to the largest and/or smallest representable signed values before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

SUBS_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← subs_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

SUBS_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← subs_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

SUBS_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← subs_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

SUBS_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← subs_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function sat_s(tt, n, b)
  if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
    return 0n-b+1 || 1b-1
  endif
  if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
    return 1n-b+1 || 0b-1
  else
    return tt
  endif
endfunction sat_s

```

```
function subs_s(ts, tt, n)
    t ← (tsn-1 || ts) - (ttn-1 || tt)
    return sat_s(t, n+1, n)
endfunction subs_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
6	MSA 011110	3	001 df	2 wt	5 ws	5 wd	6 3R 010001

**Format:** SUBS\_U.df  
 SUBS\_U.B wd,ws,wt  
 SUBS\_U.H wd,ws,wt  
 SUBS\_U.W wd,ws,wt  
 SUBS\_U.D wd,ws,wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Saturated Subtract of Unsigned Values

Vector subtraction from vector saturating the result as unsigned value.

**Description:**  $wd[i] \leftarrow \text{saturate\_unsigned}(\text{unsigned}(ws[i]) - \text{unsigned}(wt[i]))$

The elements in vector *wt* are subtracted from the elements in vector *ws*. Unsigned arithmetic is performed and underflows clamp to 0 before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

#### Restrictions:

No data-dependent exceptions are possible.

#### Operation:

```

SUBS_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← subs_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

SUBS_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← subs_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

SUBS_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← subs_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

SUBS_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← subs_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function sat_u(tt, n, b)
  if ttn-1..b ≠ 0n-b then
    return 0n-b || 1b
  else
    return tt
  endif
endfunction sat_u

function subs_u(ts, tt, n)
  t ← (0 || ts) - (0 || tt)

```

```
if tn = 0
    return sat_u(t, n+1, n)
else
    return 0
endfunction subs_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	010	df	wt	ws	wd	3R 010001

**Format:** SUBSUS\_U.df

SUBSUS\_U.B wd, ws, wt  
 SUBSUS\_U.H wd, ws, wt  
 SUBSUS\_U.W wd, ws, wt  
 SUBSUS\_U.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Unsigned Saturated Subtract of Signed from Unsigned

Vector subtraction of signed values from unsigned values saturating the results as unsigned values.

**Description:**  $wd[i] \leftarrow \text{saturate\_unsigned}(\text{unsigned}(ws[i]) - \text{signed}(wt[i]))$ The signed elements in vector  $wt$  are subtracted from the unsigned elements in vector  $ws$ . The signed result is unsigned saturated and written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SUBSUS_U.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← subsus_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

SUBSUS_U.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← subsus_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

SUBSUS_U.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← subsus_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

SUBSUS_U.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← subsus_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function sat_u(tt, n, b)
  if ttn-1..b ≠ 0n-b then
    return 0n-b || 1b
  else
    return tt
  endif
endfunction sat_u

function subsus_u(ts, tt, n)
  t ← (0 || ts) - (ttn-1 || tt)

```

```
if tn = 0
    return sat_u(t, n+1, n)
else
    return 0
endfunction subsus_u
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	011	df	wt	ws	wd	3R 010001

**Format:** SUBSUU\_S.df

SUBSUU\_S.B wd, ws, wt  
 SUBSUU\_S.H wd, ws, wt  
 SUBSUU\_S.W wd, ws, wt  
 SUBSUU\_S.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Signed Saturated Subtract of Unsigned Values

Vector subtraction from vector of unsigned values saturating the results as signed values.

**Description:** `wd[i] ← saturate_signed(unsigned(ws[i]) - unsigned(wt[i]))`The unsigned elements in vector *wt* are subtracted from the unsigned elements in vector *ws*. The signed result is signed saturated and written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SUBSUU_S.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← subsuu_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor

SUBSUU_S.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← subsuu_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor

SUBSUU_S.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← subsuu_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor

SUBSUU_S.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← subsuu_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor

function sat_s(tt, n, b)
  if ttn-1 = 0 and ttn-1..b-1 ≠ 0n-b+1 then
    return 0n-b+1 || 1b-1
  endif
  if ttn-1 = 1 and ttn-1..b-1 ≠ 1n-b+1 then
    return 1n-b+1 || 0b-1
  else
    return tt
  endif
endfunction sat_s

```

```
function subsuu_s(ts, tt, n)
    t ← (0 || ts) - (0 || tt)
    return sat_s(t, n+1, n)
endfunction subsuu_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	001	df	wt	ws	wd	3R 001110

6                   3           2           5           5           5           6

**Format:** SUBV.df

```
SUBV.B wd,ws,wt
SUBV.H wd,ws,wt
SUBV.W wd,ws,wt
SUBV.D wd,ws,wt
```

```
MSA
MSA
MSA
MSA
```

**Purpose:** Vector Subtract

Vector subtraction from vector.

**Description:**  $wd[i] \leftarrow ws[i] - wt[i]$ The elements in vector *wt* are subtracted from the elements in vector *ws*. The result is written to vector *wd*.The operands and results are values in integer data format *df*.**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
SUBV.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i - WR[wt]8i+7..8i
endfor

SUBV.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i - WR[wt]16i+15..16i
endfor

SUBV.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i - WR[wt]32i+31..32i
endfor

SUBV.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i - WR[wt]64i+63..64i
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20	16 15	11 10	6 5	0
MSA 011110	001	df	u5	ws	wd	15 000110

**Format:** SUBVI.df

SUBVI.B wd, ws, u5  
 SUBVI.H wd, ws, u5  
 SUBVI.W wd, ws, u5  
 SUBVI.D wd, ws, u5

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Immediate Subtract

Immediate subtraction from vector.

**Description:**  $wd[i] \leftarrow ws[i] - u5$ The 5-bit immediate unsigned value  $u5$  is subtracted from the elements in vector  $ws$ . The result is written to vector  $wd$ .The operands and results are values in integer data format  $df$ .**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

SUBVI.B
    t ← 03 || u54..0
    for i in 0 .. WRLEN/8-1
        WR[wd]8i+7..8i ← WR[ws]8i+7..8i - t
    endfor

SUBVI.H
    t ← 011 || u54..0
    for i in 0 .. WRLEN/16-1
        WR[wd]16i+15..16i ← WR[ws]16i+15..16i - t
    endfor

SUBVI.W
    t ← 027 || u54..0
    for i in 0 .. WRLEN/32-1
        WR[wd]32i+31..32i ← WR[ws]32i+31..32i - t
    endfor

SUBVI.D
    t ← 059 || u54..0
    for i in 0 .. WRLEN/64-1
        WR[wd]64i+63..64i ← WR[ws]64i+63..64i - t
    endfor
  
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	23 22 21 20		16 15	11 10	6 5	0
MSA 011110	000	df	wt	ws	wd	3R 010101	MSA MSA MSA MSA

**Format:** VSHF.df

VSHF.B wd, ws, wt  
 VSHF.H wd, ws, wt  
 VSHF.W wd, ws, wt  
 VSHF.D wd, ws, wt

MSA  
 MSA  
 MSA  
 MSA

**Purpose:** Vector Data Preserving Shuffle

Vector elements selective copy based on the control vector preserving the input data vectors.

**Description:**  $wd \leftarrow \text{vector\_shuffle}(\text{control}(wd), ws, wt)$ 

The vector shuffle instructions selectively copy data elements from the concatenation of vectors  $ws$  and  $wt$  into vector  $wd$  based on the corresponding control element in  $wd$ .

The least significant 6 bits in  $wd$  control elements modulo the number of elements in the concatenated vectors  $ws$ ,  $wt$  specify the index of the source element. If bit 6 or bit 7 is 1, there will be no copy, but rather the destination element is set to 0.

The operands and results are values in integer data format  $df$ .

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

VSHF.B
  v ← WR[ws] || WR[wt]
  for i in 0 .. WRLEN/8-1
    k ← WR[wd]8i+5..8i mod (WRLEN/4)
    if WR[wd]8i+7..8i+6 ≠ 0 then
      WR[wd]8i+7..8i ← 0
    else
      WR[wd]8i+7..8i ← v8k+7..8k
    endif
  endfor

VSHF.H
  v ← WR[ws] || WR[wt]
  for i in 0 .. WRLEN/16-1
    k ← WR[wd]16i+5..16i mod (WRLEN/8)
    if WR[wd]16i+7..16i+6 ≠ 0 then
      WR[wd]16i+15..16i ← 0
    else
      WR[wd]16i+15..16i ← v16k+15..16k
    endif
  endfor

VSHF.W
  v ← WR[ws] || WR[wt]
  for i in 0 .. WRLEN/32-1
    k ← WR[wd]32i+5..32i mod (WRLEN/16)
  
```

```
if WR[wd]32i+7..32i+6 ≠ 0 then
    WR[wd]32i+31..32i ← 0
else
    WR[wd]32i+31..32i ← v32k+31..32k
endif
endfor

VSHF.D
v ← WR[ws] || WR[wt]
for i in 0 .. WRLEN/64-1
    k ← WR[wd]64i+5..64i mod (WRLEN/32)
    if WR[wd]64i+7..64i+6 ≠ 0 then
        WR[wd]64i+63..64i ← 0
    else
        WR[wd]64i+63..64i ← v64k+63..64k
    endif
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25	21 20	16 15	11 10	6 5	0
MSA 011110 6	00011 5	wt 5	ws 5	wd 5	VEC 011110 6	MSA

**Format:** XOR.V  
XOR.V wd, ws, wt

**Purpose:** Vector Logical Exclusive Or

Vector by vector logical exclusive or.

**Description:**  $wd \leftarrow ws \text{ XOR } wt$

Each bit of vector  $ws$  is combined with the corresponding bit of vector  $wt$  in a bitwise logical XOR operation. The result is written to vector  $wd$ .

The operands and results are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

$WR[wd] \leftarrow WR[ws] \text{ xor } WR[wt]$

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

31	26 25 24 23		16 15	11 10	6 5	0
MSA 011110	11	i8	ws	wd	I8 000000	6

6                    2                    8                    5                    5                    6

**Format:** XORI.B

XORI.B wd, ws, i8

MSA

**Purpose:** Immediate Logical Exclusive Or

Immediate by vector logical exclusive or.

**Description:**  $wd[i] \leftarrow ws[i] \text{ XOR } i8$ Each byte element of vector  $ws$  is combined with the 8-bit immediate  $i8$  in a bitwise logical XOR operation. The result is written to vector  $wd$ .

The operands and results are values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```

for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i xor i87..0
endfor

```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

# Vector Registers Partitioning

MSA allows for multi-threaded implementations with fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed. When the hardware runs out of physical registers, the OS re-schedules the running threads or processes to accommodate for the pending requests.

The OS is responsible for saving and restoring the vector registers on software context switching. The actual mapping of the physical registers to the thread contexts is managed by the hardware itself and it is totally invisible to the software.

An overview of the this process is presented in the following sections. The hardware/software interface used for vector register allocation and software context switching relies on the MSA control registers and the MSA Access Disabled Exception, all described in [Section 3.4 “MSA Control Registers”](#) and [Section 3.5 “Exceptions”](#).

## A.1 Vector Registers Mapping

Let's assume an implementation with 4 hardware thread contexts  $tc_0, \dots, tc_3$ , and 64 physical vector registers  $pv_0, \dots, pv_{63}$ . Each hardware thread context has its own set of MSA control registers.

The hardware maintains a look-up table with the mapping of the 64 physical registers to any of the architecturally defined 32 vector registers  $W0, \dots, W31$  usable from within the 4 hardware thread contexts. Hypothetically, the look-up table could be as shown in [Table A.1](#).

**Table A.1 Physical-to-Thread Context Vector Register Mapping (Hardware Internal)**

Physical Register	Hardware Thread Context	Architecture Register
$pv_0$	$tc_3$	$W5$
$pv_1$	$tc_3$	$W0$
$pv_2$	<i>none</i>	<i>N/A</i>
$pv_4$	$tc_0$	$W2$
...	...	...
$pv_{63}$	<i>none</i>	<i>N/A</i>

The OS grants a vector register to a hardware thread context by writing the register index to [\*MSAMap\*](#). The successful mapping is confirmed in [\*MSAAcces\*](#). For example, on writing 1 to [\*MSAMap\*](#), the hardware finds a free physical

register, maps it to W1 for  $tc_0$ , and updates its internal look-up table (see [Table A.2](#)). Now that the context  $tc_0$  already using W2 is being granted access to vector register W1, the  $MSAAccess$  control register changes from 0x00000004 (only  $MSAAccess_{W2}$  bit set) to 0x00000006 (now  $MSAAccess_{W2}$  and  $MSAAccess_{W1}$  bits are set).

If the hardware runs out of physical vector registers to map, the  $MSAAccess$  does not change. To confirm the availability, the OS should read back and check  $MSAAccess$ .

**Table A.2 Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal)**

Physical Register	Hardware Thread Context	Architecture Register
$pv_0$	$tc_3$	W5
$pv_1$	$tc_3$	W0
$pv_2$	$tc_0$	W1 <sup>1</sup>
$pv_4$	$tc_0$	W2
...	...	...
$pv_{63}$	<i>none</i>	N/A

1. Updated entry.

## A.2 Saving/Restoring Vector Registers on Context Switch

Using the above hardware implementation, i.e. 4 thread contexts  $tc_0, \dots, tc_3$ , and 64 physical vector registers  $pv_0, \dots, pv_{63}$ , the OS manages the context switching for a set of software threads,  $s_0, \dots, s_{10}, s_{11}, s_{12}, \dots$ . Two look-up tables are used for this purpose: one with the status of the software context mapping and previously saved vector registers ([Table A.3](#)) and the second with the vector register usage for each software thread ([Table A.4](#)).

[Table A.3](#) and [Table A.4](#) show software thread  $s_{10}$  on thread context  $tc_0$  using vector register W2. The other running thread is  $s_{11}$  on  $tc_3$  using W0 and W5. The hardware view of this configuration has been presented above in [Table A.1](#). In [Table A.3](#), thread  $s_{12}$  is waiting to be scheduled and has vector register W1 saved from a previous run.

**Table A.3 Context Mapping Table (OS Internal)**

Software Thread	Hardware Thread Context	Status	Saved Registers (Hex Mask)	Saved Registers (Register List)
$s_{10}$	$tc_0$	running on	0x00000000	none
$s_{11}$	$tc_3$	running on	0x00000000	none
$s_{12}$	<i>N/A</i>	waiting	0x00000002	W1

**Table A.4 Register Usage Table (OS Internal)**

Software Thread	Hardware Thread Context	MSAAccess (Hex Mask)	MSAAccess (Register List)
s <sub>10</sub>	tc <sub>0</sub>	0x00000004	W2
s <sub>11</sub>	tc <sub>3</sub>	0x00000021	W0, W5

Let's suppose there is context switch between s<sub>10</sub> and s<sub>12</sub> on tc<sub>0</sub>. What the OS does is to start running s<sub>12</sub> on tc<sub>0</sub> without changing the current tc<sub>0</sub> *MSAAccess*, but setting in *MSASave* all the bits set in either *MSAAccess* or in the s<sub>12</sub> saved registers mask. Therefore *MSASave* has two bits set: *MSASave<sub>W2</sub>* and *MSASave<sub>W1</sub>*, which allows for saving W2 register used by s<sub>10</sub> and restoring W1 register already saved for s<sub>12</sub> when this register is requested.

If the first MSA instruction s<sub>12</sub>/tc<sub>0</sub> runs writes vector register W2 and reads vector register W1, the hardware sets *MSARequest<sub>W1</sub>*, *MSARequest<sub>W2</sub>* and signals the MSA Access Disabled Exception. The exception is signaled because W2 needs to be saved, i.e. *MSASave<sub>W2</sub>* is set, and W1 is not available i.e. *MSAAccess<sub>W1</sub>* is clear. Then, the OS will take the following actions:

- Save W2 because *MSASave<sub>W2</sub>* is set. From the register usage [Table A.4](#) it is known that tc<sub>0</sub>/W2 belongs to s<sub>10</sub>. Saving W2 requires a vector store followed by setting bit 2 in Saved Registers Mask of s<sub>10</sub>, and clearing the *MSASave<sub>W2</sub>*.
- Request a new physical vector register for W1 by writing 1 to *MSAMap*.
- Restore the previous W1 used by s<sub>12</sub> according to the Saved Registers Mask in [Table A.3](#). Restoring W1 requires a vector load followed by clearing *MSASave<sub>W1</sub>*. Because W1 has been written, the hardware will set *MSAModify<sub>W1</sub>*.
- Clear *MSAModify<sub>W1</sub>* because the restored W1 is not changed with respect of the saved value. In this context, the s<sub>12</sub> Saved Registers Mask bit W1 is still relevant and should be preserved as set.

[Table A.5](#) and [Table A.6](#) show the software context mapping / saved registers and the vector register usage look-up tables after these updates.

**Table A.5 Updated Context Mapping Table (OS Internal)**

Software Thread	Hardware Thread Context	Status	Saved Registers (Hex Mask)	Saved Registers (Register List)
s <sub>10</sub>	N/A	waiting	0x00000004	W2 <sup>1</sup>
s <sub>11</sub>	tc <sub>3</sub>	running on	0x00000000	none
s <sub>12</sub>	tc <sub>0</sub>	running on	0x00000002	W1

1. Updated entry.

**Table A.6 Updated Register Usage Table (OS Internal)**

<b>Software Thread</b>	<b>Hardware Thread Context</b>	<b>MSAAcces (Hex Mask)</b>	<b>MSAAcces (Register List)</b>
s <sub>11</sub>	tc <sub>3</sub>	0x00000021	W0, W5
s <sub>12</sub>	tc <sub>0</sub>	0x00000006	W1, W2 <sup>1</sup>

1. Updated entry, s<sub>10</sub> changed to s<sub>12</sub>.

## A.3 Re-allocating Physical Vector Registers

A physical register is mapped to a thread context/architecture register by writing the architecture register index to *MSAMap*. It is not relevant if the software knows what the particular mapping is — it can always access the same register from the same hardware thread context.

Physical vector registers re-allocation from one software thread to another on the same thread context (intra re-allocation) is done by setting the corresponding bits in the *MSASave* control register. If the new software thread starts with *MSASave* being identical to *MSAAcces*, it is guaranteed all vector registers used by the new software thread are properly saved/restored. An example of this procedure is presented above in [Section A.2 “Saving/Restoring Vector Registers on Context Switch”](#).

Inter-thread contexts physical vector registers re-allocation (between different hardware thread contexts), mandates the owner thread context to save all the registers intended for re-allocation and unmap them by writing the corresponding indexes to *MSAUnmap*. To exemplify, let's start from the configuration shown in [Table A.5 / Table A.6](#) (OS view) and [Table A.2](#) (hardware view). If the software decides to free up vector register W0 on tc<sub>3</sub> when re-scheduling s<sub>11</sub>, then it saves W0, marks W0 as saved for s<sub>11</sub>, and writes 0 to *MSAUnmap*. Then, the hardware will mark pv<sub>1</sub>, i.e. the hypothetical mapping in [Table A.2](#) used for W0/tc<sub>3</sub>, as free. In a different thread context, let's say tc<sub>1</sub>, the software could now map a new vector register, e.g. W9, and if the hardware decides pv<sub>1</sub> is the next free register, pv<sub>1</sub> will be used by tc<sub>1</sub> for W9.

## A.4 Heuristic for Vector Register Allocation

The performance of a multithreaded MSA implementation with less than 32 vector registers per thread context depends the actual register usage at run-time and the OS scheduling strategy.

In a typical application, one software thread might use lots of vector registers for longer time, while the other threads sporadically use very few. The OS could schedule the most demanding software thread on the same thread context, while time-sharing another context for the software threads with a lighter usage pattern.

## Appendix B

# Revision History

Revision	Date	Description
1.00	December 12, 2012	<ul style="list-style-type: none"><li>MIPS Architecture Release 5.</li></ul>
1.01	February 8, 2013	<ul style="list-style-type: none"><li>Signaling NaN definition, non-trapping exception pseudocode clarification.</li><li>LDX/STX pseudocode typo fix.</li><li>FLOG2 description clarification.</li><li>Typo fix for 64-bit GPR-based instructions.</li><li>Reserved df/n values for elements outside the 128-bit wide vector registers.</li><li>Specified WRLEN constant to be 128.</li><li>3RF opcode table H/W vs. W/D typo fixed.</li><li>Specified NaN propagation rule.</li><li>FMADD/FMSUB signals Invalid for infinity * 0.</li><li>CTCMSA/CFCMSA signal Coprocessor 0 Unusable exception for privileged MSA control registers</li><li>MSA instruction can not be executed when FPU is usable and operates with floating-point registers in 32-bit mode.</li><li>FTQ signals the Overflow exception for out of range numeric operands.</li></ul>
1.02	March 4, 2013	<ul style="list-style-type: none"><li>Reset state for MSAEn bit and MSA Access, Save, Modify and Request control registers is zero.</li><li>Added new instructions: INSVE, FRCP, and FRSQRT instructions.</li><li>Specified new flush to zero control bits.</li><li>Clarified the effects of changing FR from 0 to 1 and from 1 to 0.</li></ul>
1.03	March 8, 2013	<ul style="list-style-type: none"><li>Specified the effect of FPR high read/write operations on the vector registers.</li><li>Removed unused VECS5 instruction format.</li></ul>
1.04	May 31, 2013	<ul style="list-style-type: none"><li>Fixed NX mode description to specify that the output is always a signaling NaN value for any floating-point exception detected when NX is set.</li><li>Clarified address calculation for load/store instructions with no alignment restrictions.</li><li>Flush to zero is controlled with one bit (FS) for both subnormal input operands and tiny non-zero results.</li><li>Clarified subnormal input operands flush to zero in compare instructions.</li><li>FPR registers are <b>UNPREDICTABLE</b> after changing FR from 0 to 1 and from 1 to 0.</li><li>Explicit MIPS Architecture Release 5 and FPU NAN2008/ABS2008 requirements.</li><li>Renamed INSV to INSERT, SUBSS_U to SUBSUU_S, and SUBUS_S to SUBSUS_U.</li><li>New instructions (FTRUNC_S, FTRUNC_U) for floating-point to integer truncation.</li><li>New instructions for shift right with rounding (SRAR, SRARI, SRLR, SRLRI) and horizontal add/sub (HADD_S, HADD_U, HSUB_S, HSUB_U).</li><li>Eliminated redundant floating point compare instructions FCGT, FSGT, FCGE, FSGE.</li><li>New floating point compare instructions (FCAF, FSAF, FCUEQ, FSUEQ, FCULT, FSULT, FCULE, FSULE, FSUNE, FCOR, FSOR, FCUNE, FSUNE).</li><li>Opcode changes for FCNE, FSNE, MUL_Q, MULR_Q, MADD_Q, MADDR_Q, MSUB_Q, MSUBR_Q.</li><li>Defined floating-point registers access in the context of vector registers partitioning.</li><li>Load/store pseudocode update.</li></ul>

Revision	Date	Description
1.05	June 21, 2013	<ul style="list-style-type: none"> <li>Template update to change MIPS logo and legal text.</li> <li>Flush to zero (FS) does not apply to 16-bit float data used by format conversion instructions FEXDO, FEXUPL, and FEXUPR and to non arithmetic instruction FCLASS.</li> <li>Load/store instructions are atomic at the element level and do not guarantee any ordering among elements.</li> <li>Defined reserved fields as R0: read as zero and must be written as zero.</li> <li>Clarified SLD/SLDI register layout and data format.</li> <li>FRCP and FRSQRT clarifications regarding Underflow, Overflow, and Inexact signaling.</li> </ul>
1.06	August 6, 2013	<ul style="list-style-type: none"> <li>Missing immediate instructions and FMSUB added to the Instruction Set Summary.</li> <li>Explicitly defined i8 immediates as 8-bit values where the sign is not relevant.</li> <li>Typos fixed for source and destination registers in VSHF.W and COPY_S/U pseudocode.</li> <li>COPY_S/U.D and INSERT.D are MIPS64 instructions. Updated ELM Instruction Format table accordingly.</li> <li>Added “ordered” text to the ordered floating-point compare instructions.</li> <li>Typo fixed in mulx_s/u pseudocode for bit selection.</li> <li>Changed MSA MIPS32 AFP document class to 2B.</li> <li>The default value for Underflow is the rounded result based on the rounding mode.</li> <li>Approximate reciprocal instructions FRCP and FRSQRT signal Inexact only for finite numerical operands.</li> </ul>
1.07	October 2, 2013	<ul style="list-style-type: none"> <li>Typo fixed in MSACSR Flags update pseudocode.</li> <li>Specified CTCMSA/CFCMSA reserved control registers behavior.</li> <li>Removed indexed load/store LDX/STX instructions.</li> <li>Introduced base architecture left-shift add LSA and DLSA instructions.</li> <li>LDI opcode changed.</li> <li>Load/store offsets are 10-bit values in data format units.</li> <li>Branch offsets are 16 bits.</li> <li>Added signaling to quiet NaN conversion rules.</li> <li>Corrections for fixed point multiply add/sub and signed-to-unsigned saturation pseudocode.</li> <li>Deleted the superfluous text for multiply add/sub NaN propagation as this case is no exception from the general left-to-right rule.</li> </ul>
1.09	December 20, 2013	<ul style="list-style-type: none"> <li>Fixed some typos in the instruction formats.</li> <li>Explicit referenced IEEE 2008 maxNum/maxNumMag and minNum/minNumMag in FMAX/FMAX_A and FMIN/FMIN_A.</li> <li>Typos fixed in FEXUPL description and FMAX_A pseudocode.</li> <li>FCLASS pseudocode typo fixed.</li> <li>FTQ signals both the Overflow and Inexact for values outside the range.</li> </ul>
1.10	February 7, 2014	<ul style="list-style-type: none"> <li>Expanded the text describing the NaN propagation rules.</li> <li>LD/ST descriptions show s10 offsets.</li> <li>Specified the flush-to-zero exception signaling for approximate reciprocal instructions.</li> <li>Reciprocal instructions FRCP and FRSQRT comply with the IEEE rules.</li> </ul>
1.11	April 8, 2014	<ul style="list-style-type: none"> <li>Higher vector register bits are <b>UNPREDICTABLE</b> after writing scalar floating-point values.</li> <li>Reserved MSA opcodes generate MSA Disabled exception.</li> <li>Specified that the assembler syntax for the LD/ST offset is in bytes.</li> <li>Neither the base address nor the calculated effective LD/ST address have any alignment restrictions.</li> </ul>
1.12	February 3, 2016	<ul style="list-style-type: none"> <li>COPY_U.D removed from MSA64.</li> <li>Replaced u2 with sa in the LSA and DLSA descriptions.</li> <li>Load/store atomicity is guaranteed only if the address is element aligned.</li> <li>Fixed FFQL/FFQR scaling typo.</li> </ul>