Moxie

Overview

Moxie is a general purpose bi-endian load-store processor, with sixteen 32-bit general purpose registers and a comprehensive ISA. It was originally designed to be an ideal target for the <u>GNU Compiler Collection</u>, and has since evolved to include many supervisory level instructions required to run an embedded RTOS such has <u>RTEMS</u>.

Most moxie instructions are 16-bits long, while the remainder include an additional 16- or 32-bit immediate value resulting in 32- and 48-bit instructions. A variable width instruction architecture was chosen over a fixed-width RISC implementation in order to optimize for instruction memory bandwidth, a key performance limiter for many FPGA applications.

As a fair warning to readers, it should be mentioned that the moxie architecture is still evolving. That being said, there have been few changes in recent history. Feedback, of course, is certainly welcome! Please send all comments to the <u>author</u>.

Registers

Moxie defines 16 32-bit registers as follows:

| Name | Description |
|-------------------------------|---------------------------|
| \$fp | the frame pointer |
| \$sp | the stack pointer |
| <pre>\$r0 through \$r13</pre> | general purpose registers |

In addition, there are a number of special registers whose values are accessible only with the Get Special Register (gsr) and Set Special Registers (ssr) instructions. Some of these registers have special purposes:

| Special Register | Description |
|---------------------|------------------------------------------------|
| 0 | status register with the following bit values: |

The Moxie Blog – Architecture

| 1 | a pointer to the Exception Handler routine (invoked by swi, IRQs, Divide by Zero and illegal instructions (bad)) |
|---|------------------------------------------------------------------------------------------------------------------|
| 2 | upon invocation of the Excecption Handler (see above), special register 2 will have one of four values |
| 3 | the swi request number (by convention) |
| 4 | address of the supervisor mode stack on which exceptions are executed |
| 5 | return address upon entering the exception handler |
| 6 | reserved |
| 7 | reserved |
| 8 | reserved |
| 9 | an optional non-zero pointer to the Device Tree blob describing this device |

Instruction Set

The moxie instruction set and encoding is evolving. Here's the current list of instructions and encodings supported in by the moxie toolchain.

All instructions are 16-bits long. Some 16-bit instructions are followed by a 32-bit immediate value. All of the opcode space not consumed by the encodings below is filled with the bad instruction.

00100110AAAABBBB

Logical and. Performs a logical and operation on the contents of registers \$rA and \$rB and stores the result in \$rA.

00000101AAAABBBB

00101000AAAABBBB

Add, long. Adds the contents of registers \$rA and \$rB and stores the result in \$rA.

ashl

add

and

Arithmetic shift left. Performs an arithmetic shift left of \$rA byt \$rB bits and stores the result in \$rA.

ashr

00101101AAAABBBB

Arithmetic shift right. Performs an arithmetic shift right of \$rA byt \$rB bits and stores the result in \$rA.

beq

110000vvvvvvvvvv

110110vvvvvvvvvv

Branch if equal. If the results of the last cmp demonstrated that \$rA is equal to \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 to the program counter. The branch is relative to the start of this instruction.

bge

Branch if greater than or equal. If the results of the last cmp demonstrated that the signed 32-bit value in \$rA is greater than or equal to the signed 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 to the program counter. The branch is relative to the address of this instruction.

bgeu

111000vvvvvvvvv

Branch if greater than or equal, unsigned. If the results of the last cmp demonstrated that the unsigned 32-bit value in \$rA is greater than or equal to the unsigned 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

bgt

110011vvvvvvvvv

Branch if greater than. If the results of the last cmp demonstrated that the signed 32-bit value in \$rA is greater than the signed 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

bgtu

The Moxie Blog – Architecture

110101vvvvvvvvv

Branch if greater than, unsigned. If the results of the last cmp demonstrated that the unsigned 32-bit value in \$rA is greater than the unsigned 32-bit value in \$rB, branch to the address computed by the adding the signed 10-bit immediate value shifted to the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

ble

110111vvvvvvvvv

Branch if less than or equal. If the results of the last cmp demonstrated that the signed 32-bit value in \$rA is less than or equal to the signed 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

bleu

111001vvvvvvvvv

Branch if less than or equal, unsigned. If the results of the last cmp demonstrated that the unsigned 32-bit value in \$rA is less than or equal to the unsigned 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value to the program counter. The branch is relative to the address of this instruction.

110010vvvvvvvvv

Branch if less than. If the results of the last cmp demonstrated that the signed 32bit value in \$rA is less than the signed 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

bltu

blt

110100vvvvvvvvv

Branch if less than, unsigned. If the results of the last cmp demonstrated that the unsigned 32-bit value in \$rA is less than the unsigned 32-bit value in \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to

gsr

the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

The Moxie Blog – Architecture

bne

110001vvvvvvvvv

Branch if not equal. If the results of the last cmp demonstrated that \$rA is not equal to \$rB, branch to the address computed by adding the signed 10-bit immediate value shifted to the left by 1 bit to the program counter. The branch is relative to the address of this instruction.

brk

cmp

dec

Break. The software breakpoint instruction.

00001110AAAABBBB

00110101xxxxxxxx

Compare. Compares the contents of \$rA to \$rB and store the results in the processor's internal condition code register. This is the only instruction that updates the internal condition code register used by the branch instructions.

1001AAAAiiiiiiii

Decrement. Decrement register \$rA by the 8-bit value encoded in the 16-bit opcode.

00110001AAAABBBB

Divide, long. Divides the signed contents of registers \$rA and \$rB and stores the result in \$rA. Two special cases are handled here: division by zero asserts an Divide by Zero [[Exceptions|Exception]], and INT_MIN divided by -1 results in INT_MIN.

1010AAAASSSSSSSS

Get special register. Move the contents of the special register S into \$rA.

1000AAAAiiiiiiii

5/12

div

ld.s

Increment. Increment register *srA* by the 8-bit value encoded in the 16-bit opcode.

The Moxie Blog – Architecture

Jump. Jumps to the 32-bit address stored in *srA*. This is not a subroutine call, and therefore the stack is not updated.

Jump to address. Jumps to the 32-bit address following the 16-bit opcode. This is not a subroutine call, and therefore the stack is not updated.

Jump to subroutine. Jumps to a subroutine at the address stored in \$rA.

jsra

Jump to subroutine at absolute address. Jumps to a subroutine identified by the 32bit address following the 16-bit opcode.

Load byte. Loads the 8-bit contents stored at the address pointed to by *srB* into \$rA. The loaded value is zero-extended to 32-bits.

Load long. Loads the 32-bit contents stored at the address pointed to by *srb* into \$rA.

Load short. Loads the 16-bit contents stored at the address pointed to by *srb* into \$rA. The loaded value is zero-extended to 32-bits.

jmp

jmpa

jsr

00011001AAAAxxxx

00011100AAAABBBB

00001010AAAABBBB

00100001AAAABBBB

6/12

ld.l

ld.b

00100101AAAAxxxx

lda.b

Load absolute, byte. Loads the 8-bit value pointed at by the 32-bit address following the 16-bit opcode into register *srA*. The loaded value is zero-extended to 32-bits.

Load absolute, long. Loads the 32-bit value pointed at by the 32-bit address following the 16-bit opcode into register \$rA.

Load absolute, short. Loads the 16-bit value pointed at by the 32-bit address following the 16-bit opcode into register *srA*. The loaded value is zero-extended to 32-bits.

Load immediate, long. Loads the 32-bit immediate following the 16-bit opcode into register %rA.

Load immediate, byte. Loads the 32-bit immediate following the 16-bit opcode into register %rA. This is a poor encoding, as the 32-bit value really only contains 8-bits of interest.

Load immediate, short. Loads the 32-bit immediate following the 16-bit opcode into register %rA. This is a poor encoding, as the 32-bit value really only contains 16-bits of interest.

ldo.b

00110110AAAABBBB iiiiiiiiiiiiiiiiiiiii

https://moxielogic.org/blog/pages/architecture.html

The Moxie Blog – Architecture

Load offset, byte. Loads into \$rA the 8-bit value from memory pointed at by the address produced by adding the 16-bit value following the 16-bit opcode to \$rB. The loaded value is zero-extended to 32-bits.

ldo.l

ldo.s

00001100AAAABBBB iiiiiiiiiiiiiiiiiii

Load offset, long. Loads into *srA* the 32-bit value from memory pointed at by the address produced by adding the 16-bit value following the 16-bit opcode to *srB*.

00111000AAAABBBB iiiiiiiiiiiiiiiiiii

Load offset, short. Loads into \$rA the 16-bit value from memory pointed at by the address produced by adding the 16-bit value following the 16-bit opcode to \$rB. The loaded value is zero-extended to 32-bits.

lshr

mod

mov

mul

Logical shift right. Performs a logical shift right of register \$rA by \$rB bits and stores the result in \$rA.

00110011AAAABBBB

00100111AAAABBBB

Modulus, long. Compute the modulus of the signed contents of registers \$rA and \$rB and stores the result in \$rA.

Multiply. Multiplies the contents of registers *srA* and *srB* and stores the lower 32-

Move register to register. Move the contents of *srb* into *srA*.

00000010AAAABBBB

00101111AAAABBBB

00010101AAAABBBB

mul.x

bits of a 64-bit result in \$rA.

Signed multiply, upper word. Multiplies the contents of registers \$rA and \$rB and stores the upper 32-bits of a 64-bit result in \$rA.

Negative. Changes the sign of *srB* and stores the result in *srA*.

Logical not. Performs a logical not operation on the contents of register \$rB and stores the result in register \$rA.

Logical or. Performs a logical or operation on the contents of registers \$rA and \$rB

and stores the result in \$rA.

Pop the 32-bit contents of the top of the stack pointed to by \$rA into \$rB and update the stack pointer in \$rA. Stacks grown down.

Push the contents of *srb* onto a stack pointed to by *srA* and update the stack

pointer in \$rA. Stacks grown down.

Return from subroutine.

sex.b

ret

push

pop

00010000AAAABBBB

00000100xxxxxxx

00001111xxxxxxxx

00101010AAAABBBB

00101100AAAABBBB

00000111AAAABBBB

00000110AAAABBBB

00101011AAAABBBB

nop

not

 \mathbf{or}

Do nothing.

neg

Sign-extend byte. Sign-extend the lower 8-bits of \$rB into a \$rA as a 32-bit value.

The Moxie Blog – Architecture

sex.s

ssr

st.b

st.s

Sign-extend short. Sign-extend the lower 16-bits of *srB* into a *srA* as a 32-bit value.

Set special register. Move the contents of rA into special register S.

Store byte. Stores the 8-bit contents of \$rB into memory at the address pointed to by \$rA.

st.l 00001011AAAABBBB

Store long. Stores the 32-bit contents of *srB* into memory at the address pointed to by *srA*.

00100011AAAABBBB

Store short. Stores the 16-bit contents of *srB* into memory at the address pointed to by *srA*.

Store absolute, byte. Stores the lower 8-bit contents of \$rA into memory at the 32bit address following the 16-bit opcode.

Store absolute, long. Stores the full 32-bit contents of \$rA into memory at the 32-bit address following the 16-bit opcode.

10/12

00010001AAAABBBB

00011110AAAABBBB

1011AAAASSSSSSSS

sta.s

Store absolute, short. Stores the lower 16-bit contents of \$rA into memory at the 32-bit address following the 16-bit opcode.

sto.b

sto.l

sto.s

sub

swi

udiv

00110111AAAABBBB iiiiiiiiiiiiiiiiii

Store offset, byte. Stores the 8-bit contents of *srb* into memory at the address roduced by adding the 16-bit value following the 16-bit opcode to *srA*.

00001101AAAABBBB iiiiiiiiiiiiiiiiiiii

Store offset, long. Stores the 32-bit contents of *srb* into memory at the address roduced by adding the 16-bit value following the 16-bit opcode to *srb*.

00111001AAAABBBB iiiiiiiiiiiiiiiiii

Store offset, short. Stores the 16-bit contents of *srb* into memory at the address roduced by adding the 16-bit value following the 16-bit opcode to *srb*.

00101001AAAABBBB

Subtract, long. Subtracts the contents of registers \$rA and \$rB and stores the result in \$rA.

Software interrupt. Trigger a software interrupt, where the interrupt type is encoded in the 32-bits following the 16-bit opcode.

00110010AAAABBBB

Divide unsigned, long. Divides the unsigned contents of registers \$rA and \$rB and stores the result in \$rA.

umod

00110100AAAABBBB

https://moxielogic.org/blog/pages/architecture.html

The Moxie Blog – Architecture

Modulus unsigned, long. Compute the modulus of the unsigned contents of registers *srA* and *srB* and stores the result in *srA*.

umul.x

xor

00010100AAAABBBB

Unsigned multiply, upper word. Multiplies the contents of registers \$rA and \$rB and stores the upper 32-bits of an unsigned 64-bit result in \$rA.

00101110AAAABBBB

Logical exclusive or. Performs a logical exclusive or operation on the contents of registers \$rA and \$rB and stores the result in \$rA.

00010010AAAABBBB

Zero-extend byte. Zero-extend the lower 8-bits of \$rB into a \$rA as a 32-bit value.

zex.s

zex.b

00010011AAAABBBB

Zero-extend short. Zero-extend the lower 16-bits of \$rB into a \$rA as a 32-bit value.

Updated on: Mon 29 December 2014

© Anthony Green