

Qualcomm uC extensions

Version 0.11.0, 2025-05-07

Table of Contents

Licensing and Acknowledgements	1
Copyright and license information	2
Acknowledgements	3
Versions	4
Version History	4
0.1.0	4
0.2.0	4
0.3.0	4
0.4.0	5
0.5.0	5
0.6.0	6
0.7.0	7
0.8.0	9
0.9.0	9
0.10.0	10
0.11.0	11
1. Conventions	13
2. Extension description	14
2.1. Sub-extensions	16
2.1.1. Xqcia (0.7.0)	16
2.1.2. Xqciac (0.3.0)	16
2.1.3. Xqcibi (0.2.0)	16
2.1.4. Xqcibm (0.8.0)	16
2.1.5. Xqcicli (0.3.0)	17
2.1.6. Xqcicm (0.2.0)	17
2.1.7. Xqcics (0.2.0)	17
2.1.8. Xqcicsr (0.3.0)	17
2.1.9. Xqciint (0.7.0)	17
2.1.10. Xqciio (0.1.0)	17
2.1.11. Xqcilb (0.2.0)	17
2.1.12. Xqcili (0.2.0)	17
2.1.13. Xqcilia (0.2.0)	18
2.1.14. Xqcilo (0.3.0)	18
2.1.15. Xqcilsm (0.5.0)	18
2.1.16. Xqcisim (0.2.0)	18
2.1.17. Xqcisls (0.2.0)	18
2.1.18. Xqcisync (0.3.0)	18
3. Instruction summary	19
3.1. Instructions by sub-extension	25
4. CSR summary	32
5. Csrs (in alphabetical order)	34

5.1. qc.mcause	35
5.1.1. Attributes	35
5.1.2. Format	35
5.1.3. Field Summary	35
5.1.4. Fields	36
INT	36
NMIE	36
MPDT	36
MNPIE	36
MPIE	37
MIE	37
EXCP	38
NMIP	38
MNPIL	38
MPIL	39
MIL	39
EXCCODE	39
5.2. qc.mclcie0	40
5.2.1. Attributes	40
5.2.2. Format	40
5.2.3. Field Summary	40
5.2.4. Fields	41
IRQ0	41
IRQ1	41
IRQ2	42
IRQ3	42
IRQ4	42
IRQ5	43
IRQ6	43
IRQ7	43
IRQ8	44
IRQ9	44
IRQ10	44
IRQ11	45
IRQ12	45
IRQ13	45
IRQ14	46
IRQ15	46
IRQ16	46
IRQ17	47
IRQ18	47
IRQ19	47

IRQ20	48
IRQ21	48
IRQ22	48
IRQ23	49
IRQ24	49
IRQ25	49
IRQ26	50
IRQ27	50
IRQ28	50
IRQ29	51
IRQ30	51
IRQ31	51
5.3. qc.mclcie1.....	52
5.3.1. Attributes	52
5.3.2. Format	52
5.3.3. Field Summary	52
5.3.4. Fields.....	53
IRQ32	53
IRQ33	53
IRQ34	54
IRQ35	54
IRQ36	54
IRQ37	55
IRQ38	55
IRQ39	55
IRQ40	56
IRQ41	56
IRQ42	56
IRQ43	57
IRQ44	57
IRQ45	57
IRQ46	58
IRQ47	58
IRQ48	58
IRQ49	59
IRQ50	59
IRQ51	59
IRQ52	60
IRQ53	60
IRQ54	60
IRQ55	61
IRQ56	61

IRQ57	61
IRQ58	62
IRQ59	62
IRQ60	62
IRQ61	63
IRQ62	63
IRQ63	63
5.4. qc.mclcie2	64
5.4.1. Attributes	64
5.4.2. Format	64
5.4.3. Field Summary	64
5.4.4. Fields	65
IRQ64	65
IRQ65	65
IRQ66	66
IRQ67	66
IRQ68	66
IRQ69	67
IRQ70	67
IRQ71	67
IRQ72	68
IRQ73	68
IRQ74	68
IRQ75	69
IRQ76	69
IRQ77	69
IRQ78	70
IRQ79	70
IRQ80	70
IRQ81	71
IRQ82	71
IRQ83	71
IRQ84	72
IRQ85	72
IRQ86	72
IRQ87	73
IRQ88	73
IRQ89	73
IRQ90	74
IRQ91	74
IRQ92	74
IRQ93	75

IRQ94	75
IRQ95	75
5.5. qc.mclcie3	76
5.5.1. Attributes.....	76
5.5.2. Format	76
5.5.3. Field Summary	76
5.5.4. Fields	77
IRQ96.....	77
IRQ97.....	77
IRQ98	78
IRQ99	78
IRQ100	78
IRQ101	79
IRQ102	79
IRQ103	79
IRQ104	80
IRQ105	80
IRQ106	80
IRQ107.....	81
IRQ108.....	81
IRQ109.....	81
IRQ110	82
IRQ111	82
IRQ112	82
IRQ113	83
IRQ114	83
IRQ115	83
IRQ116	84
IRQ117	84
IRQ118	84
IRQ119	85
IRQ120	85
IRQ121	85
IRQ122	86
IRQ123	86
IRQ124	86
IRQ125	87
IRQ126	87
IRQ127	87
5.6. qc.mclcie4	88
5.6.1. Attributes	88
5.6.2. Format.....	88

5.6.3. Field Summary	88
5.6.4. Fields	89
IRQ128	89
IRQ129	89
IRQ130	90
IRQ131	90
IRQ132	90
IRQ133	91
IRQ134	91
IRQ135	91
IRQ136	92
IRQ137	92
IRQ138	92
IRQ139	93
IRQ140	93
IRQ141	93
IRQ142	94
IRQ143	94
IRQ144	94
IRQ145	95
IRQ146	95
IRQ147	95
IRQ148	96
IRQ149	96
IRQ150	96
IRQ151	97
IRQ152	97
IRQ153	97
IRQ154	98
IRQ155	98
IRQ156	98
IRQ157	99
IRQ158	99
IRQ159	99
5.7. qc.mclcie5	100
5.7.1. Attributes.....	100
5.7.2. Format	100
5.7.3. Field Summary	100
5.7.4. Fields	101
IRQ160	101
IRQ161	101
IRQ162.....	102

IRQ163.....	102
IRQ164.....	102
IRQ165.....	103
IRQ166.....	103
IRQ167.....	103
IRQ168	104
IRQ169	104
IRQ170	104
IRQ171.....	105
IRQ172.....	105
IRQ173.....	105
IRQ174.....	106
IRQ175.....	106
IRQ176.....	106
IRQ177	107
IRQ178	107
IRQ179	107
IRQ180	108
IRQ181	108
IRQ182	108
IRQ183.....	109
IRQ184.....	109
IRQ185.....	109
IRQ186	110
IRQ187	110
IRQ188	110
IRQ189	111
IRQ190	111
IRQ191	111
5.8. qc.mclcie6	112
5.8.1. Attributes.....	112
5.8.2. Format	112
5.8.3. Field Summary	112
5.8.4. Fields.....	113
IRQ192	113
IRQ193	113
IRQ194	114
IRQ195	114
IRQ196	114
IRQ197	115
IRQ198	115
IRQ199	115

IRQ200	116
IRQ201	116
IRQ202	116
IRQ203	117
IRQ204	117
IRQ205	117
IRQ206	118
IRQ207	118
IRQ208	118
IRQ209	119
IRQ210	119
IRQ211	119
IRQ212	120
IRQ213	120
IRQ214	120
IRQ215	121
IRQ216	121
IRQ217	121
IRQ218	122
IRQ219	122
IRQ220	122
IRQ221	123
IRQ222	123
IRQ223	123
5.9. qc.mclcie7	124
5.9.1. Attributes	124
5.9.2. Format	124
5.9.3. Field Summary	124
5.9.4. Fields	125
IRQ224	125
IRQ225	125
IRQ226	126
IRQ227	126
IRQ228	126
IRQ229	127
IRQ230	127
IRQ231	127
IRQ232	128
IRQ233	128
IRQ234	128
IRQ235	129
IRQ236	129

IRQ237	129
IRQ238	130
IRQ239	130
IRQ240	130
IRQ241	131
IRQ242	131
IRQ243	131
IRQ244	132
IRQ245	132
IRQ246	132
IRQ247	133
IRQ248	133
IRQ249	133
IRQ250	134
IRQ251	134
IRQ252	134
IRQ253	135
IRQ254	135
IRQ255	135
5.10. qc.mclilvl00	136
5.10.1. Attributes	136
5.10.2. Format	136
5.10.3. Field Summary	136
5.10.4. Fields	136
IRQ0	136
IRQ1	137
IRQ2	137
IRQ3	137
IRQ4	138
IRQ5	138
IRQ6	138
IRQ7	139
5.11. qc.mclilvl01	140
5.11.1. Attributes	140
5.11.2. Format	140
5.11.3. Field Summary	140
5.11.4. Fields	140
IRQ8	140
IRQ9	141
IRQ10	141
IRQ11	141
IRQ12	142

IRQ13.....	142
IRQ14.....	142
IRQ15	143
5.12. qc.mclivil02	144
5.12.1. Attributes	144
5.12.2. Format	144
5.12.3. Field Summary.....	144
5.12.4. Fields.....	144
IRQ16	144
IRQ17	145
IRQ18	145
IRQ19	145
IRQ20	146
IRQ21	146
IRQ22	146
IRQ23.....	147
5.13. qc.mclivil03	148
5.13.1. Attributes	148
5.13.2. Format	148
5.13.3. Field Summary.....	148
5.13.4. Fields.....	148
IRQ24	148
IRQ25	149
IRQ26	149
IRQ27	149
IRQ28	150
IRQ29	150
IRQ30	150
IRQ31	151
5.14. qc.mclivil04	152
5.14.1. Attributes	152
5.14.2. Format	152
5.14.3. Field Summary.....	152
5.14.4. Fields.....	152
IRQ32.....	152
IRQ33.....	153
IRQ34.....	153
IRQ35.....	153
IRQ36	154
IRQ37	154
IRQ38	154
IRQ39.....	155

5.15. qc.mclilvl05	156
5.15.1. Attributes	156
5.15.2. Format	156
5.15.3. Field Summary	156
5.15.4. Fields	156
IRQ40	156
IRQ41	157
IRQ42	157
IRQ43	157
IRQ44	158
IRQ45	158
IRQ46	158
IRQ47	159
5.16. qc.mclilvl06	160
5.16.1. Attributes	160
5.16.2. Format	160
5.16.3. Field Summary	160
5.16.4. Fields	160
IRQ48	160
IRQ49	161
IRQ50	161
IRQ51	161
IRQ52	162
IRQ53	162
IRQ54	162
IRQ55	163
5.17. qc.mclilvl07	164
5.17.1. Attributes	164
5.17.2. Format	164
5.17.3. Field Summary	164
5.17.4. Fields	164
IRQ56	164
IRQ57	165
IRQ58	165
IRQ59	165
IRQ60	166
IRQ61	166
IRQ62	166
IRQ63	167
5.18. qc.mclilvl08	168
5.18.1. Attributes	168
5.18.2. Format	168

5.18.3. Field Summary	168
5.18.4. Fields	168
IRQ64	168
IRQ65	169
IRQ66	169
IRQ67	169
IRQ68	170
IRQ69	170
IRQ70	170
IRQ71	171
5.19. qc.mclilvl09	172
5.19.1. Attributes	172
5.19.2. Format	172
5.19.3. Field Summary	172
5.19.4. Fields	172
IRQ72	172
IRQ73	173
IRQ74	173
IRQ75	173
IRQ76	174
IRQ77	174
IRQ78	174
IRQ79	175
5.20. qc.mclilvl10	176
5.20.1. Attributes	176
5.20.2. Format	176
5.20.3. Field Summary	176
5.20.4. Fields	176
IRQ80	176
IRQ81	177
IRQ82	177
IRQ83	177
IRQ84	178
IRQ85	178
IRQ86	178
IRQ87	179
5.21. qc.mclilvl11	180
5.21.1. Attributes	180
5.21.2. Format	180
5.21.3. Field Summary	180
5.21.4. Fields	180
IRQ88	180

IRQ89	181
IRQ90	181
IRQ91	181
IRQ92	182
IRQ93	182
IRQ94	182
IRQ95	183
5.22. qc.mclivil12	184
5.22.1. Attributes	184
5.22.2. Format	184
5.22.3. Field Summary	184
5.22.4. Fields	184
IRQ96	184
IRQ97	185
IRQ98	185
IRQ99	185
IRQ100	186
IRQ101	186
IRQ102	186
IRQ103	187
5.23. qc.mclivil13	188
5.23.1. Attributes	188
5.23.2. Format	188
5.23.3. Field Summary	188
5.23.4. Fields	188
IRQ104	188
IRQ105	189
IRQ106	189
IRQ107	189
IRQ108	190
IRQ109	190
IRQ110	190
IRQ111	191
5.24. qc.mclivil14	192
5.24.1. Attributes	192
5.24.2. Format	192
5.24.3. Field Summary	192
5.24.4. Fields	192
IRQ112	192
IRQ113	193
IRQ114	193
IRQ115	193

IRQ116.....	194
IRQ117.....	194
IRQ118.....	194
IRQ119.....	195
5.25. qc.mclcilvl15.....	196
5.25.1. Attributes.....	196
5.25.2. Format.....	196
5.25.3. Field Summary	196
5.25.4. Fields	196
IRQ120.....	196
IRQ121	197
IRQ122	197
IRQ123	197
IRQ124.....	198
IRQ125.....	198
IRQ126.....	198
IRQ127.....	199
5.26. qc.mclcilvl16.....	200
5.26.1. Attributes.....	200
5.26.2. Format.....	200
5.26.3. Field Summary	200
5.26.4. Fields	200
IRQ128.....	200
IRQ129.....	201
IRQ130.....	201
IRQ131.....	201
IRQ132	202
IRQ133	202
IRQ134	202
IRQ135	203
5.27. qc.mclcilvl17	204
5.27.1. Attributes	204
5.27.2. Format	204
5.27.3. Field Summary.....	204
5.27.4. Fields.....	204
IRQ136	204
IRQ137	205
IRQ138	205
IRQ139	205
IRQ140	206
IRQ141	206
IRQ142	206

IRQ143	207
5.28. qc.mclivil18	208
5.28.1. Attributes	208
5.28.2. Format	208
5.28.3. Field Summary	208
5.28.4. Fields	208
IRQ144	208
IRQ145	209
IRQ146	209
IRQ147	209
IRQ148	210
IRQ149	210
IRQ150	210
IRQ151	211
5.29. qc.mclivil19	212
5.29.1. Attributes	212
5.29.2. Format	212
5.29.3. Field Summary	212
5.29.4. Fields	212
IRQ152	212
IRQ153	213
IRQ154	213
IRQ155	213
IRQ156	214
IRQ157	214
IRQ158	214
IRQ159	215
5.30. qc.mclivil20	216
5.30.1. Attributes	216
5.30.2. Format	216
5.30.3. Field Summary	216
5.30.4. Fields	216
IRQ160	216
IRQ161	217
IRQ162	217
IRQ163	217
IRQ164	218
IRQ165	218
IRQ166	218
IRQ167	219
5.31. qc.mclivil21	220
5.31.1. Attributes	220

5.31.2. Format.....	220
5.31.3. Field Summary	220
5.31.4. Fields	220
IRQ168	220
IRQ169	221
IRQ170	221
IRQ171	221
IRQ172.....	222
IRQ173.....	222
IRQ174.....	222
IRQ175	223
5.32. qc.mclilvl22.....	224
5.32.1. Attributes	224
5.32.2. Format	224
5.32.3. Field Summary.....	224
5.32.4. Fields.....	224
IRQ176	224
IRQ177	225
IRQ178	225
IRQ179	225
IRQ180	226
IRQ181	226
IRQ182	226
IRQ183.....	227
5.33. qc.mclilvl23.....	228
5.33.1. Attributes	228
5.33.2. Format	228
5.33.3. Field Summary.....	228
5.33.4. Fields.....	228
IRQ184	228
IRQ185	229
IRQ186	229
IRQ187	229
IRQ188	230
IRQ189	230
IRQ190	230
IRQ191	231
5.34. qc.mclilvl24	232
5.34.1. Attributes	232
5.34.2. Format	232
5.34.3. Field Summary.....	232
5.34.4. Fields.....	232

IRQ192	232
IRQ193	233
IRQ194	233
IRQ195	233
IRQ196	234
IRQ197	234
IRQ198	234
IRQ199	235
5.35. qc.mclilvl25	236
5.35.1. Attributes	236
5.35.2. Format	236
5.35.3. Field Summary	236
5.35.4. Fields	236
IRQ200	236
IRQ201	237
IRQ202	237
IRQ203	237
IRQ204	238
IRQ205	238
IRQ206	238
IRQ207	239
5.36. qc.mclilvl26	240
5.36.1. Attributes	240
5.36.2. Format	240
5.36.3. Field Summary	240
5.36.4. Fields	240
IRQ208	240
IRQ209	241
IRQ210	241
IRQ211	241
IRQ212	242
IRQ213	242
IRQ214	242
IRQ215	243
5.37. qc.mclilvl27	244
5.37.1. Attributes	244
5.37.2. Format	244
5.37.3. Field Summary	244
5.37.4. Fields	244
IRQ216	244
IRQ217	245
IRQ218	245

IRQ219	245
IRQ220	246
IRQ221	246
IRQ222	246
IRQ223	247
5.38. qc.mclivil28	248
5.38.1. Attributes	248
5.38.2. Format	248
5.38.3. Field Summary	248
5.38.4. Fields	248
IRQ224	248
IRQ225	249
IRQ226	249
IRQ227	249
IRQ228	250
IRQ229	250
IRQ230	250
IRQ231	251
5.39. qc.mclivil29	252
5.39.1. Attributes	252
5.39.2. Format	252
5.39.3. Field Summary	252
5.39.4. Fields	252
IRQ232	252
IRQ233	253
IRQ234	253
IRQ235	253
IRQ236	254
IRQ237	254
IRQ238	254
IRQ239	255
5.40. qc.mclivil30	256
5.40.1. Attributes	256
5.40.2. Format	256
5.40.3. Field Summary	256
5.40.4. Fields	256
IRQ240	256
IRQ241	257
IRQ242	257
IRQ243	257
IRQ244	258
IRQ245	258

IRQ246	258
IRQ247	259
5.41. qc.mclivil31	260
5.41.1. Attributes	260
5.41.2. Format	260
5.41.3. Field Summary	260
5.41.4. Fields	260
IRQ248	260
IRQ249	261
IRQ250	261
IRQ251	261
IRQ252	262
IRQ253	262
IRQ254	262
IRQ255	263
5.42. qc.mclicip0	264
5.42.1. Attributes	264
5.42.2. Format	264
5.42.3. Field Summary	264
5.42.4. Fields	265
IRQ0	265
IRQ1	265
IRQ2	266
IRQ3	266
IRQ4	266
IRQ5	267
IRQ6	267
IRQ7	267
IRQ8	268
IRQ9	268
IRQ10	268
IRQ11	269
IRQ12	269
IRQ13	269
IRQ14	270
IRQ15	270
IRQ16	270
IRQ17	271
IRQ18	271
IRQ19	271
IRQ20	272
IRQ21	272

IRQ22	272
IRQ23	273
IRQ24	273
IRQ25	273
IRQ26	274
IRQ27	274
IRQ28	274
IRQ29	275
IRQ30	275
IRQ31	275
5.43. qc.mclcip1	276
5.43.1. Attributes	276
5.43.2. Format	276
5.43.3. Field Summary	276
5.43.4. Fields	277
IRQ32	277
IRQ33	277
IRQ34	278
IRQ35	278
IRQ36	278
IRQ37	279
IRQ38	279
IRQ39	279
IRQ40	280
IRQ41	280
IRQ42	280
IRQ43	281
IRQ44	281
IRQ45	281
IRQ46	282
IRQ47	282
IRQ48	282
IRQ49	283
IRQ50	283
IRQ51	283
IRQ52	284
IRQ53	284
IRQ54	284
IRQ55	285
IRQ56	285
IRQ57	285
IRQ58	286

IRQ59	286
IRQ60	286
IRQ61	287
IRQ62	287
IRQ63	287
5.44. qc.mclcip2	288
5.44.1. Attributes	288
5.44.2. Format	288
5.44.3. Field Summary	288
5.44.4. Fields	289
IRQ64	289
IRQ65	289
IRQ66	290
IRQ67	290
IRQ68	290
IRQ69	291
IRQ70	291
IRQ71	291
IRQ72	292
IRQ73	292
IRQ74	292
IRQ75	293
IRQ76	293
IRQ77	293
IRQ78	294
IRQ79	294
IRQ80	294
IRQ81	295
IRQ82	295
IRQ83	295
IRQ84	296
IRQ85	296
IRQ86	296
IRQ87	297
IRQ88	297
IRQ89	297
IRQ90	298
IRQ91	298
IRQ92	298
IRQ93	299
IRQ94	299
IRQ95	299

5.45. qc.mclcip3	300
5.45.1. Attributes.....	300
5.45.2. Format	300
5.45.3. Field Summary	300
5.45.4. Fields.....	301
IRQ96	301
IRQ97	301
IRQ98	302
IRQ99	302
IRQ100	302
IRQ101	303
IRQ102	303
IRQ103	303
IRQ104	304
IRQ105	304
IRQ106	304
IRQ107	305
IRQ108	305
IRQ109	305
IRQ110	306
IRQ111	306
IRQ112	306
IRQ113	307
IRQ114	307
IRQ115	307
IRQ116	308
IRQ117	308
IRQ118	308
IRQ119	309
IRQ120	309
IRQ121	309
IRQ122	310
IRQ123	310
IRQ124	310
IRQ125	311
IRQ126	311
IRQ127	311
5.46. qc.mclcip4	312
5.46.1. Attributes.....	312
5.46.2. Format.....	312
5.46.3. Field Summary	312
5.46.4. Fields	313

IRQ128	313
IRQ129	313
IRQ130	314
IRQ131	314
IRQ132	314
IRQ133	315
IRQ134	315
IRQ135	315
IRQ136	316
IRQ137	316
IRQ138	316
IRQ139	317
IRQ140	317
IRQ141	317
IRQ142	318
IRQ143	318
IRQ144	318
IRQ145	319
IRQ146	319
IRQ147	319
IRQ148	320
IRQ149	320
IRQ150	320
IRQ151	321
IRQ152	321
IRQ153	321
IRQ154	322
IRQ155	322
IRQ156	322
IRQ157	323
IRQ158	323
IRQ159	323
5.47. qc.mclcip5	324
5.47.1. Attributes	324
5.47.2. Format	324
5.47.3. Field Summary	324
5.47.4. Fields	325
IRQ160	325
IRQ161	325
IRQ162	326
IRQ163	326
IRQ164	326

IRQ165.....	327
IRQ166.....	327
IRQ167.....	327
IRQ168	328
IRQ169	328
IRQ170	328
IRQ171	329
IRQ172	329
IRQ173	329
IRQ174	330
IRQ175	330
IRQ176	330
IRQ177	331
IRQ178	331
IRQ179	331
IRQ180	332
IRQ181	332
IRQ182	332
IRQ183	333
IRQ184	333
IRQ185	333
IRQ186	334
IRQ187	334
IRQ188	334
IRQ189	335
IRQ190	335
IRQ191	335
5.48. qc.mclicip6	336
5.48.1. Attributes.....	336
5.48.2. Format.....	336
5.48.3. Field Summary	336
5.48.4. Fields.....	337
IRQ192	337
IRQ193	337
IRQ194	338
IRQ195	338
IRQ196	338
IRQ197	339
IRQ198	339
IRQ199	339
IRQ200.....	340
IRQ201.....	340

IRQ202	340
IRQ203	341
IRQ204	341
IRQ205	341
IRQ206	342
IRQ207	342
IRQ208	342
IRQ209	343
IRQ210	343
IRQ211	343
IRQ212	344
IRQ213	344
IRQ214	344
IRQ215	345
IRQ216	345
IRQ217	345
IRQ218	346
IRQ219	346
IRQ220	346
IRQ221	347
IRQ222	347
IRQ223	347
5.49. qc.mclcip7	348
5.49.1. Attributes	348
5.49.2. Format	348
5.49.3. Field Summary	348
5.49.4. Fields	349
IRQ224	349
IRQ225	349
IRQ226	350
IRQ227	350
IRQ228	350
IRQ229	351
IRQ230	351
IRQ231	351
IRQ232	352
IRQ233	352
IRQ234	352
IRQ235	353
IRQ236	353
IRQ237	353
IRQ238	354

IRQ239	354
IRQ240	354
IRQ241	355
IRQ242	355
IRQ243	355
IRQ244	356
IRQ245	356
IRQ246	356
IRQ247	357
IRQ248	357
IRQ249	357
IRQ250	358
IRQ251	358
IRQ252	358
IRQ253	359
IRQ254	359
IRQ255	359
5.50. qc.mmcr	360
5.50.1. Attributes	360
5.50.2. Format	360
5.50.3. Field Summary	360
5.50.4. Fields	360
WP_EXEC	360
WP_WRITE	361
WP_READ	361
IRQNE	361
5.51. qc.mntvec	362
5.51.1. Attributes	362
5.51.2. Format	362
5.51.3. Field Summary	362
5.51.4. Fields	362
BASE	362
5.51.5. Software write	362
5.52. qc.mstkbottomaddr	364
5.52.1. Attributes	364
5.52.2. Format	364
5.52.3. Field Summary	364
5.52.4. Fields	364
STKADDR	364
RESERVED	365
5.53. qc.mstktopaddr	366
5.53.1. Attributes	366

5.53.2. Format	366
5.53.3. Field Summary	366
5.53.4. Fields	366
STKADDR	366
RESERVED	367
5.54. qc.mthreadptr	368
5.54.1. Attributes	368
5.54.2. Format	368
5.54.3. Field Summary	368
5.54.4. Fields	368
THREADPTR	368
5.55. qc.mwpendaddr0	369
5.55.1. Attributes	369
5.55.2. Format	369
5.55.3. Field Summary	369
5.55.4. Fields	369
ADDR	369
5.56. qc.mwpendaddr1	370
5.56.1. Attributes	370
5.56.2. Format	370
5.56.3. Field Summary	370
5.56.4. Fields	370
ADDR	370
5.57. qc.mwpendaddr2	371
5.57.1. Attributes	371
5.57.2. Format	371
5.57.3. Field Summary	371
5.57.4. Fields	371
ADDR	371
5.58. qc.mwpendaddr3	372
5.58.1. Attributes	372
5.58.2. Format	372
5.58.3. Field Summary	372
5.58.4. Fields	372
ADDR	372
5.59. qc.mwpstartaddr0	373
5.59.1. Attributes	373
5.59.2. Format	373
5.59.3. Field Summary	373
5.59.4. Fields	373
ADDR	373
5.60. qc.mwpstartaddr1	374
5.60.1. Attributes	374

5.60.2. Format	374
5.60.3. Field Summary	374
5.60.4. Fields	374
ADDR	374
5.61. qc.mwpstartaddr2	375
5.61.1. Attributes	375
5.61.2. Format	375
5.61.3. Field Summary	375
5.61.4. Fields	375
ADDR	375
5.62. qc.mwpstartaddr3	376
5.62.1. Attributes	376
5.62.2. Format	376
5.62.3. Field Summary	376
5.62.4. Fields	376
ADDR	376
6. Instructions (in alphabetical order)	377
6.1. qc.addsat	377
6.2. qc.addusat	379
6.3. qc.beqi	380
6.4. qc.bgei	381
6.5. qc.bgeui	382
6.6. qc.blti	383
6.7. qc.bltui	384
6.8. qc.bnei	385
6.9. qc.brev32	386
6.10. qc.c.bexti	387
6.11. qc.c.bseti	388
6.12. qc.c.clrint	389
6.13. qc.c.delay	390
6.14. qc.c.di	391
6.15. qc.c.dir	392
6.16. qc.c.ei	393
6.17. qc.c.eir	394
6.18. qc.c.extu	395
6.19. qc.c.mienter.nest	396
6.20. qc.c.mienter	398
6.21. qc.c.mileaveret	400
6.22. qc.c.mnret	403
6.23. qc.c.mret	405
6.24. qc.c.muliadd	407
6.25. qc.c.mveqz	408
6.26. qc.c.ptrace	409

6.27. qc.c.setint	410
6.28. qc.c.sync	411
6.29. qc.c.syncr	412
6.30. qc.c.syncwf	413
6.31. qc.c.syncwl	414
6.32. qc.clo	415
6.33. qc.clrinti	416
6.34. qc.compress2	417
6.35. qc.compress3	418
6.36. qc.csrwr	419
6.37. qc.csrwri	420
6.38. qc.cto	421
6.39. qc.e.addai	422
6.40. qc.e.addi	423
6.41. qc.e.andai	424
6.42. qc.e.andi	425
6.43. qc.e.beqi	426
6.44. qc.e.bgei	427
6.45. qc.e.bgeui	428
6.46. qc.e.blti	429
6.47. qc.e.bltoi	430
6.48. qc.e.bnei	431
6.49. qc.e.j	432
6.50. qc.e.jal	433
6.51. qc.e.lb	434
6.52. qc.e.lbu	435
6.53. qc.e.lh	436
6.54. qc.e.lhu	437
6.55. qc.e.li	438
6.56. qc.e.lw	439
6.57. qc.e.orai	440
6.58. qc.e.ori	441
6.59. qc.e.sb	442
6.60. qc.e.sh	443
6.61. qc.e.sw	444
6.62. qc.e.xorai	445
6.63. qc.e.xori	446
6.64. qc.expand2	447
6.65. qc.expand3	448
6.66. qc.ext	449
6.67. qc.extd	450
6.68. qc.extdpr	451
6.69. qc.extdprh	452

6.70. qc.extdr	453
6.71. qc.extdu	454
6.72. qc.extdupr	455
6.73. qc.extduprh	456
6.74. qc.extdur	457
6.75. qc.extu	458
6.76. qc.insb	459
6.77. qc.insbh	460
6.78. qc.insbhr	461
6.79. qc.insbi	462
6.80. qc.insbpr	463
6.81. qc.insbprh	464
6.82. qc.insbr	465
6.83. qc.insbri	466
6.84. qc.inw	467
6.85. qc.li	468
6.86. qc.lieq	469
6.87. qc.lieqi	470
6.88. qc.lige	471
6.89. qc.ligei	472
6.90. qc.ligeu	473
6.91. qc.ligeui	474
6.92. qc.lilt	475
6.93. qc.lilti	476
6.94. qc.liltu	477
6.95. qc.liltui	478
6.96. qc.line	479
6.97. qc.linei	480
6.98. qc.lrb	481
6.99. qc.lrbu	482
6.100. qc.lrh	483
6.101. qc.lrhu	484
6.102. qc.lrw	485
6.103. qc.lwm	486
6.104. qc.lwmi	487
6.105. qc.muliadd	488
6.106. qc.mveq	489
6.107. qc.mveqi	490
6.108. qc.mvge	491
6.109. qc.mvgei	492
6.110. qc.mvgeu	493
6.111. qc.mvgeui	494
6.112. qc.mvlt	495

6.113. qc.mvlti.....	496
6.114. qc.mvltu.....	497
6.115. qc.mvltui	498
6.116. qc.mvne.....	499
6.117. qc.mvnei.....	500
6.118. qc.norm	501
6.119. qc.normeu	502
6.120. qc.normu	503
6.121. qc.outw.....	504
6.122. qc.pcoredump.....	505
6.123. qc.pexit.....	506
6.124. qc.ppreg	507
6.125. qc.ppregs.....	508
6.126. qc.pputc.....	509
6.127. qc.pputc_i.....	510
6.128. qc.pputs	511
6.129. qc.psyscall	512
6.130. qc.psyscall_i.....	513
6.131. qc.selecteq_i	514
6.132. qc.selectieq.....	515
6.133. qc.selectieq_i.....	516
6.134. qc.selectiieq.....	517
6.135. qc.selectiine	518
6.136. qc.selectine	519
6.137. qc.selectinei.....	520
6.138. qc.selectnei	521
6.139. qc.setinti	522
6.140. qc.setwm	523
6.141. qc.setwmi	524
6.142. qc.shladd	525
6.143. qc.shlsat	526
6.144. qc.shlusat.....	527
6.145. qc.srb.....	528
6.146. qc.srh.....	529
6.147. qc.srw	530
6.148. qc.subsat.....	531
6.149. qc.subusat	532
6.150. qc.swm	533
6.151. qc.swmi	534
6.152. qc.sync.....	535
6.153. qc.syncr	536
6.154. qc.syncwf	537
6.155. qc.syncwl	538

6.156. qc.wrap	539
6.157. qc.wrapi	540
7. IDL Functions	541
7.1. abort_current_instruction (builtin)	541
7.2. access_check	541
7.3. assert (builtin)	541
7.4. cached_translation (generated).....	541
7.5. creg2reg	542
7.6. csr_sw_read (generated)	542
7.7. csr_sw_write (generated)	542
7.8. current_translation_mode	542
7.9. delay (builtin).....	545
7.10. direct_csr_lookup (generated).....	545
7.11. effective_ldst_mode	545
7.12. exception_handling_mode.....	546
7.13. fence_tso (builtin).....	547
7.14. get_and_validate_stack_pointer	547
7.15. highest_set_bit	547
7.16. ialign.....	548
7.17. implemented? (generated).....	548
7.18. implemented_version? (generated)	548
7.19. in_naturally_aligned_region?	548
7.20. is_naturally_aligned	548
7.21. iss_syscall (builtin)	549
7.22. jump_halfword	549
7.23. lowest_set_bit	549
7.24. maybe_cache_translation (generated).....	550
7.25. misaligned_is_atomic?	550
7.26. mode	550
7.27. mtval_for.....	551
7.28. mtval_readonly?	551
7.29. notify_mode_change (builtin)	552
7.30. pma_applies? (builtin)	552
7.31. raise	552
7.32. raise_precise	553
7.33. read_device_32 (builtin).....	554
7.34. read_memory.....	555
7.35. read_memory_aligned.....	556
7.36. read_physical_memory	556
7.37. read_physical_memory_16 (builtin)	557
7.38. read_physical_memory_32 (builtin)	557
7.39. read_physical_memory_8 (builtin).....	557
7.40. refresh_pending_interrupts.....	557

7.41. set_mode	558
7.42. sext.....	558
7.43. sync_read_after_write_device (builtin).....	559
7.44. sync_write_after_read_device (builtin)	559
7.45. translate	559
7.46. unpredictable (builtin).....	560
7.47. write_device_32 (builtin)	560
7.48. write_memory.....	561
7.49. write_memory_aligned	562
7.50. write_physical_memory	562
7.51. write_physical_memory_16 (builtin)	562
7.52. write_physical_memory_32 (builtin)	562
7.53. write_physical_memory_8 (builtin)	563
7.54. xlen.....	563

Licensing and Acknowledgements



This document is in the [Frozen state](#).

Change is extremely unlikely. A high threshold will be used, and a change will only occur because of some truly critical issue being identified during the public review cycle. Any other desired or needed changes can be the subject of a follow-on new extension.

Copyright and license information

This document is released under the [Creative Commons Attribution 4.0 International License](#).

Copyright 2025 by Qualcomm Technologies, Inc..

Acknowledgements

Contributors to version 0.11.0 of the specification (in alphabetical order) include:

- Derek Hower <dhower@qti.qualcomm.com> (Qualcomm Technologies, Inc.)
- Albert Yosher <ayosher@qti.qualcomm.com> (Qualcomm Technologies, Inc.)

We express our gratitude to everyone that contributed to, reviewed or improved this specification through their comments and questions.

Versions

This specification documents version 0.11.0 of Xqci.

Version History

0.1.0

State

development

0.2.0

State

development

Changes

- Splits Xqci into sub-extensions based on instruction type
- Removed shXadd instructions in favor of generic shladd

0.3.0

State

development

Changes

- Rename extension and sub extensions to match toolchain guidelines
- Rename mnemonics to match toolchain guidelines
- Ensure every instruction belongs to at least one sub extension

Implies

- Xqcia (0.1.0)
- Xqciac (0.1.0)
- Xqcibi (0.1.0)
- Xqcibm (0.1.0)
- Xqicli (0.1.0)
- Xqicm (0.1.0)
- Xqcics (0.1.0)
- Xqcicsr (0.1.0)
- Xqciint (0.1.0)
- Xqcilb (0.1.0)
- Xqcili (0.1.0)
- Xqcilia (0.1.0)

- Xqcilo (0.1.0)
- Xqcilsm (0.1.0)
- Xqcisls (0.1.0)

0.4.0

State

frozen

Changes

- Add information about instruction formats of each instruction
- Fix description and functionality of qc.c.extu instruction
- Fix description and functionality of qc.shladd instruction

Implies

- Xqcia (0.2.0)
- Xqciac (0.2.0)
- Xqcibi (0.2.0)
- Xqcibm (0.2.0)
- Xqcicli (0.2.0)
- Xqcicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.2.0)
- Xqciint (0.2.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.2.0)
- Xqcilsm (0.2.0)
- Xqcisls (0.2.0)

Requires

- Zca, version $\geq 1.0.0$

0.5.0

State

frozen

Changes

- Added Xqciio sub-extension
- Added Xqcisim sub-extension

- Added Xqcisync sub-extension
- Rename instruction of qc.muladdi to qc.muliadd
- Rename instruction of qc.c.muladdi to qc.c.muliadd
- Fix description of qc.shladd instruction
- Fix description and functionality of qc.c.extu instruction
- Fix description and functionality of qc.wrapi instruction
- Fix description of qc.swmi, qc.lwmi and qc.setwmi instructions
- Fix description of qc.mclici* CSRs to reflect being part of Xqciint custom extension
- Fix description of qc.setinti and qc.clrinti instructions
- Fix to make qc.c.mret and qc.c.mnret visible

Implies

- Xqcia (0.3.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.3.0)
- Xqicli (0.2.0)
- Xqcicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.2.0)
- Xqciint (0.3.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.2.0)
- Xqcilsm (0.3.0)
- Xqcisim (0.1.0)
- Xqcisls (0.2.0)
- Xqcisync (0.1.0)

Requires

- Zca, version $\geq$ 1.0.0

0.6.0

State

frozen

Changes

- Fix encoding of qc.c.extu instruction
- Fix encoding of qc.swmi instruction
- Fix decoding of qc.pputci instruction
- Fix decoding of qc.c.delay instruction (state that immediate cannot be 0)
- Rename qc.slasat → qc.shlsat
- Rename qc.sllsat → qc.shlusat
- Add requirement to include Zca extension for Xqcisim since it has 16-bit instructions
- Add requirement to include Zca extension for Xqcisync since it has 16-bit instructions
- Remove qc.flags CSR

Implies

- Xqcia (0.4.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.4.0)
- Xqcicli (0.2.0)
- Xqcicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.3.0)
- Xqciint (0.3.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.2.0)
- Xqcilsm (0.4.0)
- Xqcisim (0.2.0)
- Xqcisls (0.2.0)
- Xqcisync (0.2.0)

Requires

- Zca, version >= 1.0.0

0.7.0

State

frozen

Changes

- Fix typos in description of qc.shlsat and qc.shlusat instructions

- Fix bug in qc.shlsat that caused wrong IDL code result
- Fix clobbering of saturation results in [add|addu|sub]sat instructions
- Rename all custom CSRs of the Xqciint extension to use dot as separator in the name
- Fix addresses of qc.mclicie* CSRs to 0x7f8-0x7ff (was copy & paste from qc.mclicip*)
- Add missing CSR registers qc.mclcilvl00 - qc.mclcilvl31
- Add missing CSR registers qc.mwpstartaddr0 - qc.mwpstartaddr3 and qc.mwpendaddr0 - qc.mwpendaddr3
- Add missing CSR registers qc.mstkbottomaddr and qc.mstktopaddr
- Add missing CSR registers qc.mmcr, qc.mhreadptr, qc.mcause
- Remove CSR registers qc.mncause, qc.mnepc
- Fix IDL code for qc.c.mienter, qc.c.mienter.nest, qc.c.mileaveret, qc.c.mret, qc.c.mnret
- Fix IDL code for qc.c.ei, qc.c.eir, qc.c.di, qc.c.dir
- Add list of supported custom exceptions
- Fix qc.cto instruction IDL code
- Change width calculations for qc.extdpr, qc.extdprh, qc.extdr, qc.extdupr, qc.extduprh, qc.extdur,
- Change width calculations for qc.insbhr, qc.insbpr, qc.insbprh, qc.insbr, qc.insbri

Implies

- Xqcia (0.5.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.5.0)
- Xqcicli (0.2.0)
- Xqcicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.3.0)
- Xqciint (0.4.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.2.0)
- Xqcilsm (0.4.0)
- Xqcisim (0.2.0)
- Xqcisls (0.2.0)
- Xqcisync (0.2.0)

Requires

- Zca, version >= 1.0.0

0.8.0

State

frozen

Changes

- Fix rs1 cannot be 31 for qc.extdu, qc.extd, qc.extdur, instructions
- Fix rs1 cannot be 31 for qc.extduprh, qc.extdprh, qc.extdupr, qc.extdr qc.extdpr instructions
- Fix typos in IDL code (missing ') ') for qc.extdpr, qc.extdr instructions
- Fix IDL code and description to look correct in PDF for qc.insbhr and qc.insbh instructions
- Fix Xqci extension description to reflect correct 48-bit format field names
- Fix IDL code to to match description for qc.insbr instruction
- Add stack checks to qc.c.mienter, qc.c.mienter.nest, qc.c.mileaveret

Implies

- Xqcia (0.5.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.6.0)
- Xqicli (0.2.0)
- Xqcicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.3.0)
- Xqciint (0.5.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.2.0)
- Xqcilsm (0.4.0)
- Xqcisim (0.2.0)
- Xqcisls (0.2.0)
- Xqcisync (0.2.0)

Requires

- Zca, version $\geq 1.0.0$

0.9.0

State

frozen

Changes

- Fix IDL code sign extension logic for qc.e.lb and qc.e.lh instructions
- Fix IDL code sign extension logic for qc.ext and qc.extd instructions
- Fix IDL code sign extension logic for qc.extdpr, qc.extdprh and qc.extdr instructions
- Fix IDL code and description increasing shift to 6 bit for qc.extdr and qc.extdur instructions
- Fix IDL code and description increasing shift to 6 bit for qc.extdpr and qc.extdprh instructions
- Fix IDL code and description increasing shift to 6 bit for qc.extdupr and qc.extduprh instructions
- Fix IDL code sign extension logic for qc.lieq instruction
- Fix wrong mantissa bit selection in qc.norm, qc.normu and qc.normeu instructions
- Fix wrong exponent calculation in qc.normeu instruction
- Fix IDL code and description of qc.setwm instruction to state that number of words written 0..31.
- Fix IDL code for Smdbltrp and Smrnmi spec compatibility for qc.c.mret and qc.c.mnret instructions

Implies

- Xqcia (0.6.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.7.0)
- Xqicli (0.3.0)
- Xqicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.3.0)
- Xqciint (0.6.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.3.0)
- Xqcilsm (0.5.0)
- Xqcisim (0.2.0)
- Xqcisls (0.2.0)
- Xqcisync (0.2.0)

Requires

- Zca, version $\geq 1.0.0$

0.10.0

State

frozen

Changes

- Fix IDL code for Smdbltrp and Smrnmi spec compatibility for qc.c.mileaveret instruction

Implies

- Xqcia (0.6.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.7.0)
- Xqcicli (0.3.0)
- Xqcicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.3.0)
- Xqciint (0.7.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.3.0)
- Xqcilsm (0.5.0)
- Xqcisim (0.2.0)
- Xqcisls (0.2.0)
- Xqcisync (0.2.0)

Requires

- Zca, version $\geq 1.0.0$

0.11.0**State**

frozen

Changes

- Fix IDL code of qc.shlusat instruction (should use zero-extension and not sign-extension)
- Fix IDL code of qc.shlusat and qc.shlsat instructions (should compare values of $xlen()*2$ bits)
- Fix IDL code of qc.shlusat and qc.shlsat instructions because change in IDL operators (width adjustment)
- Fix IDL code of qc.subsat, qc.addusat and qc.addsat instructions because change in IDL operators (width adjustment)
- Fix IDL code for qc.c.mileaveret, qc.c.mnret and qc.c.mret instructions because change in IDL

'<<' operator

- Fix IDL code for qc.c.clrint, qc.c.setint, qc.clrinti and qc.setinti instructions because change in IDL '<<' operator
- Fix IDL code for qc.c.di, qc.c.dir, qc.c.ei, qc.c.eir and qc.c.mienter.nest instructions because change in IDL '<<' operator
- Fix IDL code for qc.c.sync, qc.c.syncr, qc.c.syncwf and qc.c.syncwl instructions because change in IDL '<<' operator
- Fix IDL code for qc.c.bseti, qc.c.extu, qc.ext and qc.extu instructions because change in IDL '<<' operator
- Fix IDL code for qc.extd, qc.extdu, qc.extdr and qc.extdur instructions because change in IDL '<<' operator
- Fix IDL code for qc.extdpr, qc.extdprh, qc.extdupr and qc.extduprh instructions because change in IDL '<<' operator
- Fix IDL code for qc.insb, qc.insbi, qc.insbr and qc.insbri instructions because change in IDL '<<' operator
- Fix IDL code for qc.insbh, qc.insbhr, qc.insbpr and qc.insbprh instructions because change in IDL '<<' operator

Implies

- Xqcia (0.7.0)
- Xqciac (0.3.0)
- Xqcibi (0.2.0)
- Xqcibm (0.8.0)
- Xqicli (0.3.0)
- Xqicm (0.2.0)
- Xqcics (0.2.0)
- Xqcicsr (0.3.0)
- Xqciint (0.7.0)
- Xqciio (0.1.0)
- Xqcilb (0.2.0)
- Xqcili (0.2.0)
- Xqcilia (0.2.0)
- Xqcilo (0.3.0)
- Xqcilsm (0.5.0)
- Xqcisim (0.2.0)
- Xqcisls (0.2.0)
- Xqcisync (0.3.0)

Requires

- Zca, version >= 1.0.0

Chapter 1. Conventions

Version requirements are specified as conditions using the following operators:

Operator	Meaning
<code>~> VERSION</code>	Accepts any version that is <i>compatible</i> with VERSION. By default, a version A is compatible with a version B if A's version number is greater than or equal to version B. If that default assumption is ever broken, it will be noted in the list of extension versions.
<code>= VERSION</code>	Accepts only version VERSION.
<code>>= VERSION</code>	Accepts any version greater than or equal to VERSION.
<code><= VERSION</code>	Accepts any version less than or equal to VERSION.
<code>> VERSION</code>	Accepts any version greater than VERSION.
<code>< VERSION</code>	Accepts any version less than VERSION.

Chapter 2. Extension description

The Xqci extension includes a set of instructions that improve RISC-V code density and performance in microcontrollers. It fills several gaps:

Long immediates

This extension provides wide-immediate versions of loads, stores, branches, jumps, and several arithmetic operations.

Addressing modes

New indexed addressing modes are added for load and store instructions.

Load/store multiple

Xqci adds instructions that load multiple sequential values from memory into multiple registers. Analogous instructions for stores are also included.

Branch immediate instructions

The base RISC-V ISA provides conditional branches that compare two register values. Xqci adds conditional branch instructions that compare an immediate value to a register value, reducing a common code sequence into a single instruction.

Conditional instructions

Xqci includes a variety of conditional select instructions that pick one of two operand values based on the result of a condition and conditional move instructions that either move a value or retain a value in a destination register based on the result of a condition. Conditional select and conditional move instructions help reduce code size and avoid branches in common code sequences.

Extra bit manipulation instructions

Xqci expands upon the standard [B](#) extension by adding instructions for bit insertion/extraction, bit set/clear, sign and zero extension, and bit counting instructions.

Fast interrupt instructions

Xqci adds instructions to accelerate interrupt handling, including instructions to quickly enable/disable interrupts and instructions to automatically save an interrupt frame.

Saturating arithmetic

Xqci adds saturating arithmetic instructions to improve performance of fixed-point calculations.

Xqci adds 16, 32, and 48-bit instruction encodings. The 16 and 32-bit encodings are allocated in the custom opcode space so as not to conflict with standard RISC-V instructions. The 48-bit instructions follow the guidance for 48-bit instructions in the RISC-V standard, but are not allocated in reserved custom space since no such space has been defined by RISC-V International.

Extension-specific instruction formats

QC.EAI format used for 48-bit instructions that operate on 32-bit immediate argument.

Field	Start bit	Width	Description
opcode	0	7	Opcode field of 48-bit instructions is 0x1F
rd	7	5	Destination register
funct3	12	3	Function field identifying instruction group
f1	15	1	Secondary function field
imm[31:0]	16	32	Immediate operand of 32 bits

QC.EI format used for 48-bit instructions that operate on 26-bit immediate argument, including loads.

Field	Start bit	Width	Description
opcode	0	7	Opcode field of 48-bit instructions is 0x1F
rd	7	5	Destination register
funct3	12	3	Function field identifying instruction group
rs1	15	5	Register argument
imm[9:0]	20	10	Immediate operand of 26 bits, the 10 LSBs
funct2	30	2	Secondary function field
imm[25:10]	32	16	Immediate operand of 26 bits, the 16 MSBs

QC.EB format used for 48-bit branch instructions that compare register with 16-bit immediate.

Field	Start bit	Width	Description
opcode	0	7	Opcode field of 48-bit instructions is 0x1F
imm[4:1,11]	7	5	Bits of immediate value of branch target
funct3	12	3	Function field identifying instruction group
rs1	15	5	Register argument
funct5	20	5	Secondary function field
imm[12,10:5]	25	7	Bits of immediate value of branch target
simm[15:0]	32	16	Immediate operand of 16 bits to compare with register

QC.EJ format used for 48-bit jump/call instructions with 32-bit immediate target address.

Field	Start bit	Width	Description
opcode	0	7	Opcode field of 48-bit instructions is 0x1F
imm[4:1,11]	7	5	Bits of immediate value of branch target
funct3	12	3	Function field identifying instruction group
funct2	15	2	Secondary function field
imm[15:13]	17	3	Bits of immediate value of branch target
funct5	20	5	Secondary function field
imm[12,10:5]	25	7	Bits of immediate value of branch target

Field	Start bit	Width	Description
imm[31:16]	32	16	The 16 MSBs of immediate value of branch target

QC.ES format used for 48-bit store instructions with 26-bit immediate offset.

Field	Start bit	Width	Description
opcode	0	7	Opcode field of 48-bit instructions is 0x1F
imm[4:0]	7	5	Immediate operand of 26 bits offset, the 5 LSBs
funct3	12	3	Function field identifying instruction group
rs1	15	5	Register argument used as base address
rs2	20	5	Register argument to be saved
imm[9:5]	25	5	Immediate operand of 26 bits offset, the 5 bits
funct2	30	2	Secondary function field
imm[25:10]	32	16	Immediate operand of 26 bits offset, the 16 MSBs

2.1. Sub-extensions

Xqci defines the following 18 sub-extensions:

2.1.1. Xqcia (0.7.0)

The Xqcia extension includes eleven instructions to perform integer arithmetic.

2.1.2. Xqciac (0.3.0)

The Xqciac extension includes three instructions to accelerate common address calculations.

Xqciac requires:

- Zca, version $\geq 1.0.0$

2.1.3. Xqcibi (0.2.0)

The Xqcibi extension includes twelve conditional branch instructions that use an immediate operand for a source.

All instructions in Xqcibi following the same relocation type as standard RISC-V branches in the base architecture (e.g., BEQ, BNE, etc.).

Xqcibi requires:

- Zca, version $\geq 1.0.0$

2.1.4. Xqcibm (0.8.0)

The Xqcibm extension includes thirty eight instructions that perform bit manipulation, include

insertion and extraction.

Xqcibm requires:

- Zca, version $\geq 1.0.0$

2.1.5. Xqcicli (0.3.0)

The Xqcicli extension includes twelve instructions that conditionally load an immediate value.

2.1.6. Xqcicm (0.2.0)

The Xqcicm extension includes thirteen conditional move instructions.

Xqcicm requires:

- Zca, version $\geq 1.0.0$

2.1.7. Xqcics (0.2.0)

The Xqcics extension includes eight conditional select instructions.

2.1.8. Xqcicsr (0.3.0)

The Xqcicsr extension contains two instructions to read/write CSR which index is in register and not immediate.

2.1.9. Xqciint (0.7.0)

The Xqciint extension includes eleven instructions to accelerate interrupt servicing by performing common actions during ISR prologue/epilogue.

Xqciint requires:

- Zca, version $\geq 1.0.0$

2.1.10. Xqciio (0.1.0)

The Xqciio extension includes two instructions to access external non-memory-mapped devices for input and output

2.1.11. Xqcilb (0.2.0)

The Xqcilb extension includes two 48-bit instructions to encode a long branch.

Xqcilb requires:

- Zca, version $\geq 1.0.0$

2.1.12. Xqcili (0.2.0)

The Xqcili extension includes a two instructions that load large immediates than is available with the base RISC-V ISA.

Xqcili requires:

- Zca, version $\geq 1.0.0$

2.1.13. Xqcilia (0.2.0)

The Xqcilia extension includes eight 48-bit instructions that perform arithmetic using large immediates.

Xqcilia requires:

- Zca, version $\geq 1.0.0$

2.1.14. Xqcilo (0.3.0)

The Xqcilo extension includes eight 48-bit load/stores instructions that use an offset larger than can be found in the base RISC-V ISA.

2.1.15. Xqcilsm (0.5.0)

The Xqcilsm extension includes six instructions that transfer multiple values between registers and memory.

2.1.16. Xqcisim (0.2.0)

The Xqcisim extension includes ten hint instructions to interface simulation environment. On real target any instruction from this extension executed as "no-operation" and have no effect.

Xqcisim requires:

- Zca, version $\geq 1.0.0$

2.1.17. Xqcisls (0.2.0)

The Xqcisls extension includes five load and three store instructions with a scaled index addressing mode.

2.1.18. Xqcisync (0.3.0)

The Xqcisync extension includes nine instructions, eight for non-memory-mapped devices synchronization and delay instruction. Synchronization instructions are kind of IO fences that work with special devices synchronization signals.

Xqcisync requires:

- Zca, version $\geq 1.0.0$

Chapter 3. Instruction summary

The following 157 instructions are affected by this extension:

RV32	RV64	Mnemonic	Instruction
✓		qc.addsat rd, rs1, rs2	Saturating signed addition
✓		qc.addusat rd, rs1, rs2	Saturating unsigned addition
✓		qc.beqi rs1, imm, offset	Branch on equal (Immediate)
✓		qc.bgei rs1, imm, offset	Branch on greater than or equal (immediate)
✓		qc.bgeui rs1, imm, offset	Branch on greater than or equal unsigned (immediate)
✓		qc.blti rs1, imm, offset	Branch on less than (immediate)
✓		qc.bltui rs1, imm, offset	Branch on less than unsigned (immediate)
✓		qc.bnei rs1, imm, offset	Branch on not equal (immediate)
✓		qc.brev32 rd, rs1	Reverse bit order
✓		qc.c.bexti rd, shamt	Single-Bit extract (Immediate)
✓		qc.c.bseti rd, shamt	Single-Bit set (Immediate)
✓		qc.c.clrint rs1	Clear interrupt (Register)
✓		`qc.c.delay`	Delay execution for immediate amount of cycles
✓		`qc.c.di`	Disable interrupts
✓		qc.c.dir rd	Disable interrupts (Register)
✓		`qc.c.ei`	Enable interrupts
✓		qc.c.eir rs1	Restore interrupts (Register)
✓		qc.c.extu rd, width	Extract bits unsigned
✓		`qc.c.mienter.nest`	Machine mode interrupt enter
✓		`qc.c.mienter`	Machine mode interrupt enter
✓		`qc.c.mileaveret`	Machine mode interrupt exit
✓		`qc.c.mnret`	Machine NMI Return
✓		`qc.c.mret`	Machine Exception Return
✓		qc.c.muliadd rd, rs1, uimm	Multiply and accumulate (Immediate)
✓		qc.c.mveqz rd, rs1	Conditional Move if equal to zero
✓		`qc.c.ptrace`	Tracing pseudo-instruction (hint) working only in simulation environment

✓		qc.c.setint rs1	Set interrupt (Register)
✓		qc.c.sync slist	Non-memory-mapped device read-after-write synchronization to completion
✓		qc.c.syncr slist	Non-memory-mapped device read-after-write synchronization
✓		qc.c.syncwf slist	Non-memory-mapped device write-after-read synchronization
✓		qc.c.syncwl slist	Non-memory-mapped device write-after-read synchronization to completion
✓		qc.clo rd, rs1	Count leading ones
✓		qc.clrinti imm	Clear interrupt (Immediate)
✓		qc.compress2 rd, rs1	Bit compression (every 2nd bit)
✓		qc.compress3 rd, rs1	Bit compression (every 3rd bit)
✓		qc.csrrwr rd, rs1, rs2	Atomic Read/Write CSR (Register)
✓		qc.csrrwri rd, imm, rs2	Atomic Read/Write CSR (Register) Immediate
✓		qc.cto rd, rs1	Count trailing ones
✓		qc.e.addai rd, imm	Add immediate
✓		qc.e.addi rd, rs1, imm	Add immediate
✓		qc.e.andai rd, imm	And immediate
✓		qc.e.andi rd, rs1, imm	Add immediate
✓		qc.e.beqi rs1, imm, offset	Branch on equal (immediate)
✓		qc.e.bgei rs1, imm, offset	Branch on greater than or equal (immediate)
✓		qc.e.bgeui rs1, imm, offset	Branch on greater than or equal unsigned (immediate)
✓		qc.e.blti rs1, imm, offset	Branch on less than (immediate)
✓		qc.e.bltui rs1, imm, offset	Branch on less than unsigned (immediate)
✓		qc.e.bnei rs1, imm, offset	Branch on not equal (immediate)
✓		qc.e.j imm	Jump
✓		qc.e.jal imm	Jump and link
✓		qc.e.lb rd, imm(rs1)	Load byte
✓		qc.e.lbu rd, imm(rs1)	Load byte unsigned
✓		qc.e.lh rd, imm(rs1)	Load halfword
✓		qc.e.lhu rd, imm(rs1)	Load halfword unsigned
✓		qc.e.li rd, imm	Load immediate large
✓		qc.e.lw rd, imm(rs1)	Load word

✓		qc.e.orai rd, imm	Or immediate
✓		qc.e.ori rd, rs1, imm	Or immediate
✓		qc.e.sb rs2, imm(rs1)	Store byte
✓		qc.e.sh rs2, imm(rs1)	Store halfword
✓		qc.e.sw rs2, imm(rs1)	Store word
✓		qc.e.xorai rd, imm	Exclusive Or immediate
✓		qc.e.xori rd, rs1, imm	Exclusive Or immediate
✓		qc.expand2 rd, rs1	Bit expansion (every 2nd bit)
✓		qc.expand3 rd, rs1	Bit expansion (every 3rd bit)
✓		qc.ext rd, rs1, width, shamt	Extract bits signed
✓		qc.extd rd, rs1, width, shamt	Extract bits from pair signed (Immediate)
✓		qc.extdpr rd, rs1, rs2	Extract bits from pair signed, packed descriptor (Register)
✓		qc.extdprh rd, rs1, rs2	Extract bits from pair signed, packed descriptor high part (Register)
✓		qc.extdr rd, rs1, rs2	Extract bits from pair signed (Register)
✓		qc.extdu rd, rs1, width, shamt	Extract bits from pair unsigned (Immediate)
✓		qc.extdupr rd, rs1, rs2	Extract bits from pair unsigned, packed descriptor (Register)
✓		qc.extduprh rd, rs1, rs2	Extract bits from pair unsigned, packed descriptor high part (Register)
✓		qc.extdur rd, rs1, rs2	Extract bits from pair unsigned (Register)
✓		qc.extu rd, rs1, width, shamt	Extract bits unsigned
✓		qc.insb rd, rs1, width, shamt	Insert bits (Register)
✓		qc.insbh rd, rs1, width, shamt	Insert bits in 64-bit higher part (Register)
✓		qc.insbhr rd, rs1, rs2	Insert bits in 64-bit higher part (Register)
✓		qc.insbi rd, imm, width, shamt	Insert bits (Immediate)
✓		qc.insbpr rd, rs1, rs2	Insert bits, packed descriptor (Register)
✓		qc.insbprh rd, rs1, rs2	Insert bits, packed descriptor high part (Register)
✓		qc.insbr rd, rs1, rs2	Insert bits (Register)
✓		qc.insbri rd, rs1, imm	Insert bits (Immediate)
✓		qc.inw rd, imm(rs1)	Input word from non-memory-mapped device
✓		qc.li rd, imm	Load immediate large

✓		qc.lieq rd, rs1, rs2, simm	Conditional load immediate if equal (Register)
✓		qc.lieqi rd, rs1, imm, simm	Conditional load immediate if equal (Immediate)
✓		qc.lige rd, rs1, rs2, simm	Conditional load immediate if great or equal than (Register)
✓		qc.ligei rd, rs1, imm, simm	Conditional load immediate if great or equal than (Immediate)
✓		qc.ligeu rd, rs1, rs2, simm	Conditional load immediate if great or equal than unsigned (Register)
✓		qc.ligeui rd, rs1, imm, simm	Conditional load immediate if great or equal than unsigned (Immediate)
✓		qc.lilt rd, rs1, rs2, simm	Conditional load immediate if less than (Register)
✓		qc.lilti rd, rs1, imm, simm	Conditional load immediate if less than (Immediate)
✓		qc.liltu rd, rs1, rs2, simm	Conditional load immediate if less than unsigned (Register)
✓		qc.liltui rd, rs1, imm, simm	Conditional load immediate if less than unsigned (Immediate)
✓		qc.line rd, rs1, rs2, simm	Conditional load immediate if not equal (Register)
✓		qc.linei rd, rs1, imm, simm	Conditional load immediate if not equal (Immediate)
✓		qc.lrb rd, rs1, rs2, shamt	Load indexed byte
✓		qc.lrbu rd, rs1, rs2, shamt	Load indexed unsigned byte
✓		qc.lrh rd, rs1, rs2, shamt	Load indexed halfword
✓		qc.lrhu rd, rs1, rs2, shamt	Load indexed unsigned halfword
✓		qc.lrw rd, rs1, rs2, shamt	Load indexed word
✓		qc.lwm rd, rs2, imm(rs1)	Load word multiple
✓		qc.lwmi rd, length, imm(rs1)	Load word multiple (Immediate)
✓		qc.muliadd rd, rs1, imm	Multiply and accumulate (Immediate)
✓		qc.mveq rd, rs1, rs2, rs3	Conditional move if equal (Register)
✓		qc.mveqi rd, rs1, imm, rs3	Conditional move if equal (Immediate)

✓	<code>qc.mvge rd, rs1, rs2, rs3</code>	Conditional move if great or equal than (Register)
✓	<code>qc.mvgei rd, rs1, imm, rs3</code>	Conditional move if great or equal than (Immediate)
✓	<code>qc.mvgeu rd, rs1, rs2, rs3</code>	Conditional move if great or equal than unsigned (Register)
✓	<code>qc.mvgeui rd, rs1, imm, rs3</code>	Conditional move if great or equal than unsigned (Immediate)
✓	<code>qc.mvlt rd, rs1, rs2, rs3</code>	Conditional move if less than (Register)
✓	<code>qc.mvlti rd, rs1, imm, rs3</code>	Conditional move if less than (Immediate)
✓	<code>qc.mvltu rd, rs1, rs2, rs3</code>	Conditional move if less than unsigned (Register)
✓	<code>qc.mvltui rd, rs1, imm, rs3</code>	Conditional move if less than unsigned (Immediate)
✓	<code>qc.mvne rd, rs1, rs2, rs3</code>	Conditional move if not equal (Register)
✓	<code>qc.mvnei rd, rs1, imm, rs3</code>	Conditional move if not equal (Immediate)
✓	<code>qc.norm rd, rs1</code>	Signed Normalization
✓	<code>qc.normeu rd, rs1</code>	Unsigned Even Normalization
✓	<code>qc.normu rd, rs1</code>	Unsigned Normalization
✓	<code>qc.outw rs2, imm(rs1)</code>	Output word to non-memory-mapped device
✓	<code>`qc.pcoredump`</code>	Print core dump pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.pexit rs1</code>	Exit call with register argument pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.ppreg rs1</code>	Print register pseudo-instruction (hint) working only in simulation environment
✓	<code>`qc.ppregs`</code>	Print all registers pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.pputc rs1</code>	Print character passed in register argument pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.pputc_i imm</code>	Print character passed in the immediate argument pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.pputs rs1</code>	Print string pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.psycall rs1</code>	System call with register argument pseudo-instruction (hint) working only in simulation environment
✓	<code>qc.psycall_i imm</code>	System call with immediate argument pseudo-instruction (hint) working only in simulation environment

✓		qc.selecteqi rd, imm, rs2, rs3	Select load immediate or register if equal (Immediate)
✓		qc.selectieq rd, rs1, rs2, simm2	Select load immediate or register if equal (Register)
✓		qc.selectieqi rd, imm, rs2, simm2	Select load immediate or register if equal (Immediate)
✓		qc.selectiieq rd, rs1, simm1, simm2	Select load immediate if equal (Register)
✓		qc.selectiine rd, rs1, simm1, simm2	Select load immediate if not equal (Register)
✓		qc.selectine rd, rs1, rs2, simm2	Select load immediate or register if not equal (Register)
✓		qc.selectinei rd, imm, rs2, simm2	Select load immediate or register if not equal (Immediate)
✓		qc.selectnei rd, imm, rs2, rs3	Select load immediate or register if not equal (Immediate)
✓		qc.setinti imm	Set interrupt (Immediate)
✓		qc.setwm rs3, rs2, imm(rs1)	Set word multiple (Register)
✓		qc.setwmi rs3, length, imm(rs1)	Set word multiple (Immediate)
✓		qc.shladd rd, rs1, rs2, shamt	Shift left and add (immediate)
✓		qc.shlsat rd, rs1, rs2	Saturating signed left shift
✓		qc.shlsat rd, rs1, rs2	Saturating unsigned left shift
✓		qc.srb rs3, rs1, rs2, shamt	Store indexed byte
✓		qc.srh rs3, rs1, rs2, shamt	Store indexed halfword
✓		qc.srw rs3, rs1, rs2, shamt	Store indexed word
✓		qc.subsat rd, rs1, rs2	Saturating signed subtraction
✓		qc.subusat rd, rs1, rs2	Saturating unsigned subtraction
✓		qc.swm rs3, rs2, imm(rs1)	Store word multiple
✓		qc.swmi rs3, length, imm(rs1)	Store word multiple (immediate)
✓		qc.sync imm	Non-memory-mapped device read-after-write synchronization to completion
✓		qc.syncr imm	Non-memory-mapped device read-after-write synchronization
✓		qc.syncwf imm	Non-memory-mapped device write-after-read synchronization

✓		qc.syncwl imm	Non-memory-mapped device write-after-read synchronization to completion
✓		qc.wrap rd, rs1, rs2	Wraparound (Register)
✓		qc.wrapi rd, rs1, imm	Wraparound (Unsigned Immediate)

3.1. Instructions by sub-extension

Mnemonic	Xqcia	Xqciac	Xqciibi	Xqciibm	Xqciicli	Xqciicm	Xqciics	Xqciicsr	Xqciint	Xqciio	Xqciilb	Xqciili	Xqciilia	Xqciilo	Xqciism	Xqciisim	Xqciisls	Xqciisync
qc.addsat	✓																	
qc.addsat	✓																	
qc.beqi			✓															
qc.bgei			✓															
qc.bgeui			✓															
qc.blti			✓															
qc.bltoi			✓															
qc.bnei			✓															
qc.brev32				✓														
qc.c.bexti				✓														
qc.c.bseti				✓														
qc.c.clrint									✓									
qc.c.delay																		✓
qc.c.di									✓									
qc.c.dir									✓									
qc.c.ei									✓									
qc.c.eir									✓									
qc.c.extu				✓														
qc.c.mienter.nest									✓									
qc.c.mienter									✓									

Mnemonic	Xqcia	Xqciac	Xqci bi	Xqci b m	Xqci cli	Xqci cm	Xqci cs	Xqci csr	Xqci iint	Xqci iio	Xqci ilb	Xqci ili	Xqci ilia	Xqci ilo	Xqci lsm	Xqci sim	Xqci isls	Xqci sync
qc.c.mil eaveret									✓									
qc.c.mnr et									✓									
qc.c.mre t									✓									
qc.c.mul iadd		✓																
qc.c.mv eqz						✓												
qc.c.ptra ce																✓		
qc.c.seti nt									✓									
qc.c.syn c																		✓
qc.c.syn cr																		✓
qc.c.syn cwf																		✓
qc.c.syn cwl																		✓
qc.clo				✓														
qc.clrint i									✓									
qc.comp ress2				✓														
qc.comp ress3				✓														
qc.csrrw r								✓										
qc.csrrw ri								✓										
qc.cto				✓														
qc.e.add ai													✓					
qc.e.add i													✓					
qc.e.and ai													✓					
qc.e.and i													✓					

Mnemonic	Xqcia	Xqciac	Xqciabi	Xqciabm	Xqciabcli	Xqciabcm	Xqciabcs	Xqciabcsr	Xqciabiint	Xqciabio	Xqciablb	Xqciabli	Xqciablia	Xqciabilo	Xqciabls	Xqciablsim	Xqciablsis	Xqciablsync
qc.e.beqi			✓															
qc.e.bgei			✓															
qc.e.bgeui			✓															
qc.e.blti			✓															
qc.e.bltui			✓															
qc.e.bnei			✓															
qc.e.j											✓							
qc.e.jal											✓							
qc.e.lb														✓				
qc.e.lbu														✓				
qc.e.lh														✓				
qc.e.lhu														✓				
qc.e.li												✓						
qc.e.lw														✓				
qc.e.orai													✓					
qc.e.ori													✓					
qc.e.sb														✓				
qc.e.sh														✓				
qc.e.sw														✓				
qc.e.xorai													✓					
qc.e.xori													✓					
qc.expand2				✓														
qc.expand3				✓														
qc.ext				✓														
qc.extd				✓														
qc.extdpr				✓														
qc.extdprh				✓														
qc.extdr				✓														

Mnemonic	Xqcia	Xqciac	Xqciabi	Xqciabm	Xqciabcli	Xqciabcm	Xqciabcs	Xqciabcsr	Xqciabiint	Xqciabio	Xqciablb	Xqciabli	Xqciablia	Xqciabilo	Xqciabls	Xqciablsim	Xqciabsls	Xqciabsync
qc.extdu				✓														
qc.extdupr				✓														
qc.extduprh				✓														
qc.extdur				✓														
qc.extu				✓														
qc.insb				✓														
qc.insbh				✓														
qc.insbhr				✓														
qc.insbi				✓														
qc.insbpr				✓														
qc.insbprh				✓														
qc.insbr				✓														
qc.insbri				✓														
qc.inw										✓								
qc.li												✓						
qc.lieq					✓													
qc.lieqi					✓													
qc.lige					✓													
qc.ligei					✓													
qc.ligeu					✓													
qc.ligeui					✓													
qc.lilt					✓													
qc.lilti					✓													
qc.liltu					✓													
qc.liltui					✓													
qc.line					✓													
qc.linei					✓													
qc.lrb																	✓	
qc.lrbu																	✓	
qc.lrh																	✓	

Mnemonic	Xqcia	Xqciac	Xqciabi	Xqciabm	Xqciicli	Xqciicm	Xqciics	Xqciicsr	Xqciint	Xqciio	Xqciilb	Xqciili	Xqciilia	Xqciilo	Xqciism	Xqciisim	Xqciisls	Xqciisync
qc.lrhu																	✓	
qc.lrw																	✓	
qc.lwm															✓			
qc.lwmi															✓			
qc.muliadd		✓																
qc.mveq						✓												
qc.mveqi						✓												
qc.mvge						✓												
qc.mvgei						✓												
qc.mvgeu						✓												
qc.mvgeui						✓												
qc.mvlt						✓												
qc.mvlti						✓												
qc.mvltu						✓												
qc.mvltui						✓												
qc.mvne						✓												
qc.mvnei						✓												
qc.norm	✓																	
qc.normeu	✓																	
qc.normu	✓																	
qc.outw										✓								
qc.pcor edump																✓		
qc.pexit																✓		
qc.ppre g																✓		
qc.ppre gs																✓		
qc.pput c																✓		

Mnemonic	Xqcia	Xqciac	Xqciabi	Xqciabm	Xqciicli	Xqciicm	Xqciics	Xqciicsr	Xqciint	Xqciio	Xqciilb	Xqciili	Xqciilia	Xqciilo	Xqciism	Xqciisim	Xqciisls	Xqciisync
qc.pputci																✓		
qc.pputs																✓		
qc.psycall																✓		
qc.psycalli																✓		
qc.selecteqi							✓											
qc.selectieq							✓											
qc.selectieqi							✓											
qc.selectiieq							✓											
qc.selectiine							✓											
qc.selectine							✓											
qc.selectinei							✓											
qc.selectnei							✓											
qc.setinti									✓									
qc.setwm															✓			
qc.setwmi															✓			
qc.shlad		✓																
qc.shlsat	✓																	
qc.shlusat	✓																	
qc.srb																	✓	
qc.srh																	✓	
qc.srw																	✓	
qc.subsat	✓																	

Mnemonic	Xqcia	Xqciac	Xqciabi	Xqciabm	Xqciaclicli	Xqciacm	Xqciacs	Xqciacsr	Xqciacint	Xqciacio	Xqciacilb	Xqciacili	Xqciacilia	Xqciacilo	Xqciacism	Xqciacsim	Xqciacisls	Xqciacsync
qc.subusat	✓																	
qc.swm															✓			
qc.swmi															✓			
qc.sync																		✓
qc.syncr																		✓
qc.syncwf																		✓
qc.syncwl																		✓
qc.wrap	✓																	
qc.wrapi	✓																	

Chapter 4. CSR summary

The following 62 CSRs are affected by this extension.

RV32	RV64	CSR	Name
✓		qc.mcause	Machine Mode Custom Cause Register
✓		qc.mclcie0	IRQ Enable 0
✓		qc.mclcie1	IRQ Enable 1
✓		qc.mclcie2	IRQ Enable 2
✓		qc.mclcie3	IRQ Enable 3
✓		qc.mclcie4	IRQ Enable 4
✓		qc.mclcie5	IRQ Enable 5
✓		qc.mclcie6	IRQ Enable 6
✓		qc.mclcie7	IRQ Enable 7
✓		qc.mclcivl00	IRQ Level 0
✓		qc.mclcivl01	IRQ Level 1
✓		qc.mclcivl02	IRQ Level 2
✓		qc.mclcivl03	IRQ Level 3
✓		qc.mclcivl04	IRQ Level 4
✓		qc.mclcivl05	IRQ Level 5
✓		qc.mclcivl06	IRQ Level 6
✓		qc.mclcivl07	IRQ Level 7
✓		qc.mclcivl08	IRQ Level 8
✓		qc.mclcivl09	IRQ Level 9
✓		qc.mclcivl10	IRQ Level 10
✓		qc.mclcivl11	IRQ Level 11
✓		qc.mclcivl12	IRQ Level 12
✓		qc.mclcivl13	IRQ Level 13
✓		qc.mclcivl14	IRQ Level 14
✓		qc.mclcivl15	IRQ Level 15
✓		qc.mclcivl16	IRQ Level 16
✓		qc.mclcivl17	IRQ Level 17
✓		qc.mclcivl18	IRQ Level 18
✓		qc.mclcivl19	IRQ Level 19
✓		qc.mclcivl20	IRQ Level 20
✓		qc.mclcivl21	IRQ Level 21
✓		qc.mclcivl22	IRQ Level 22

✓	qc.mclivil23	IRQ Level 23
✓	qc.mclivil24	IRQ Level 24
✓	qc.mclivil25	IRQ Level 25
✓	qc.mclivil26	IRQ Level 26
✓	qc.mclivil27	IRQ Level 27
✓	qc.mclivil28	IRQ Level 28
✓	qc.mclivil29	IRQ Level 29
✓	qc.mclivil30	IRQ Level 30
✓	qc.mclivil31	IRQ Level 31
✓	qc.mclicip0	IRQ Pending 0
✓	qc.mclicip1	IRQ Pending 1
✓	qc.mclicip2	IRQ Pending 2
✓	qc.mclicip3	IRQ Pending 3
✓	qc.mclicip4	IRQ Pending 4
✓	qc.mclicip5	IRQ Pending 5
✓	qc.mclicip6	IRQ Pending 6
✓	qc.mclicip7	IRQ Pending 7
✓	qc.mmcr	Machine Mode Control Register
✓	qc.mntvec	Machine Non-Maskable Interrupt Vector Control
✓	qc.mstkbottomaddr	Machine Stack Bottom Limit
✓	qc.mstktopaddr	Machine Stack Top Limit
✓	qc.mthreadptr	Machine Thread Pointer Register
✓	qc.mwpendaddr0	Watchpoint end address for region 0
✓	qc.mwpendaddr1	Watchpoint end address for region 1
✓	qc.mwpendaddr2	Watchpoint end address for region 2
✓	qc.mwpendaddr3	Watchpoint end address for region 3
✓	qc.mwpstartaddr0	Watchpoint start address for region 0
✓	qc.mwpstartaddr1	Watchpoint start address for region 1
✓	qc.mwpstartaddr2	Watchpoint start address for region 2
✓	qc.mwpstartaddr3	Watchpoint start address for region 3

Chapter 5. Csrs (in alphabetical order)

5.1. qc.mcause

Machine Mode Custom Cause Register

Machine Mode Custom Cause Register / Interrupt context register.

5.1.1. Attributes

Defining Extension	- anyOf: - Xqci, version ≥ 0.7 - Xqciint, version ≥ 0.4
CSR Address	0x7c9
Length	32-bit
Privilege Mode	M

5.1.2. Format




Figure 1. qc.mcause format

5.1.3. Field Summary

Name	Location	Type	Reset Value
qc.mcause.INT	31	RW-H	0
qc.mcause.NMIE	30	RW-H	0
qc.mcause.MPDT	29	RW-H	0
qc.mcause.MNPIE	28	RW-H	0
qc.mcause.MPIE	27	RW-H	0
qc.mcause.MIE	26	RW-H	0
qc.mcause.EXCP	25	RW-H	0
qc.mcause.NMIP	24	RW-H	0
qc.mcause.MNPIL	23:20	RW-H	0
qc.mcause.MPIL	19:16	RW-H	0
qc.mcause.MIL	15:12	RW-H	15
qc.mcause.EXCCODE	11:0	RW-H	0

5.1.4. Fields

INT

Location

31

Description*Alias of mcause.INT bit, if 1'b1 - interrupt processing, if 1'b0 - exception processing.***Type***RW-H***Reset value**

0

NMIE

Location

30

Description*Alias of mnstatus.NMIE, if 1'b0, currently processing NMI or double trap.***Type***RW-H***Reset value**

0

MPDT

Location

29

Description*M-mode Previous Disable Trap, value of mstatush.MDT at the moment of interrupt/exception.***Type***RW-H***Reset value**

0

MNPIE**Location**

28

Description

M-mode NMI Previous Interrupt Enable, value of mstatus.MIE at the moment of NMI/double trap.

Type*RW-H***Reset value**

0

MPIE**Location**

27

Description

Alias of mstatus.MPIE, M-mode Previous Interrupt Enable.

Type*RW-H***Reset value**

0

MIE**Location**

26

Description

Alias of mstatus.MIE, M-mode Interrupt Enable.

Type*RW-H***Reset value**

0

EXCP**Location**

25

Description*Exception Pending Bit, cleaned when exception acknowledged.***Type***RW-H***Reset value**

0

NMIP**Location**

24

Description*NMI Pending Bit, cleaned when NMI acknowledged.***Type***RW-H***Reset value**

0

MNPIL**Location**

23:20

Description*M-mode NMI Previous Interrupt Level, value of qc.mcause.MIL at the moment of NMI/double trap.***Type***RW-H***Reset value**

0

MPIL**Location***19:16***Description***M-mode Previous Interrupt Level, value of qc.mcause.MIL at the moment of interrupt/exception.***Type***RW-H***Reset value***0***MIL****Location***15:12***Description***M-mode Interrupt Level.***Type***RW-H***Reset value***15***EXCCODE****Location***11:0***Description***Alias of mcause.EXCCODE[11:0], Interrupt/Exception code ID.***Type***RW-H***Reset value***0*

5.2. qc.mclcie0

IRQ Enable 0

Enable bits for IRQs 0-31

5.2.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f8
Length	32-bit
Privilege Mode	M

5.2.2. Format




Figure 2. qc.mclcie0 format

5.2.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcie0.IRQ0	0	RW	0
qc.mclcie0.IRQ1	1	RW	0
qc.mclcie0.IRQ2	2	RW	0
qc.mclcie0.IRQ3	3	RW	0
qc.mclcie0.IRQ4	4	RW	0
qc.mclcie0.IRQ5	5	RW	0
qc.mclcie0.IRQ6	6	RW	0
qc.mclcie0.IRQ7	7	RW	0
qc.mclcie0.IRQ8	8	RW	0
qc.mclcie0.IRQ9	9	RW	0
qc.mclcie0.IRQ10	10	RW	0
qc.mclcie0.IRQ11	11	RW	0
qc.mclcie0.IRQ12	12	RW	0
qc.mclcie0.IRQ13	13	RW	0
qc.mclcie0.IRQ14	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie0.IRQ15	15	RW	0
qc.mclcie0.IRQ16	16	RW	0
qc.mclcie0.IRQ17	17	RW	0
qc.mclcie0.IRQ18	18	RW	0
qc.mclcie0.IRQ19	19	RW	0
qc.mclcie0.IRQ20	20	RW	0
qc.mclcie0.IRQ21	21	RW	0
qc.mclcie0.IRQ22	22	RW	0
qc.mclcie0.IRQ23	23	RW	0
qc.mclcie0.IRQ24	24	RW	0
qc.mclcie0.IRQ25	25	RW	0
qc.mclcie0.IRQ26	26	RW	0
qc.mclcie0.IRQ27	27	RW	0
qc.mclcie0.IRQ28	28	RW	0
qc.mclcie0.IRQ29	29	RW	0
qc.mclcie0.IRQ30	30	RW	0
qc.mclcie0.IRQ31	31	RW	0

5.2.4. Fields

IRQ0

Location 0
Description IRQ0 enabled
Type RW
Reset value 0

IRQ1

Location 1

Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ2

Location
<i>2</i>
Description
<i>IRQ2 enabled</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ3

Location
<i>3</i>
Description
<i>IRQ3 enabled</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ4

Location
<i>4</i>
Description
<i>IRQ4 enabled</i>

Type

RW

Reset value

0

IRQ5

Location

5

Description

IRQ5 enabled

Type

RW

Reset value

0

IRQ6

Location

6

Description

IRQ6 enabled

Type

RW

Reset value

0

IRQ7

Location

7

Description

IRQ7 enabled

Type

RW

Reset value
0

IRQ8

Location
8
Description
<i>IRQ8 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ9

Location
9
Description
<i>IRQ9 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ10

Location
10
Description
<i>IRQ10 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ11**Location***11***Description***IRQ11 enabled***Type***RW***Reset value***0***IRQ12****Location***12***Description***IRQ12 enabled***Type***RW***Reset value***0***IRQ13****Location***13***Description***IRQ13 enabled***Type***RW***Reset value***0*

IRQ14**Location***14***Description***IRQ14 enabled***Type***RW***Reset value***0***IRQ15****Location***15***Description***IRQ15 enabled***Type***RW***Reset value***0***IRQ16****Location***16***Description***IRQ16 enabled***Type***RW***Reset value***0*

IRQ17

Location
17
Description
IRQ17 enabled
Type
RW
Reset value
0

IRQ18

Location
18
Description
IRQ18 enabled
Type
RW
Reset value
0

IRQ19

Location
19
Description
IRQ19 enabled
Type
RW
Reset value
0

IRQ20

Location
20
Description
<i>IRQ20 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ21

Location
21
Description
<i>IRQ21 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ22

Location
22
Description
<i>IRQ22 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ23**Location***23***Description***IRQ23 enabled***Type***RW***Reset value***0***IRQ24****Location***24***Description***IRQ24 enabled***Type***RW***Reset value***0***IRQ25****Location***25***Description***IRQ25 enabled***Type***RW***Reset value***0*

IRQ26**Location***26***Description***IRQ26 enabled***Type***RW***Reset value***0***IRQ27****Location***27***Description***IRQ27 enabled***Type***RW***Reset value***0***IRQ28****Location***28***Description***IRQ28 enabled***Type***RW***Reset value***0*

IRQ29**Location***29***Description***IRQ29 enabled***Type***RW***Reset value***0***IRQ30****Location***30***Description***IRQ30 enabled***Type***RW***Reset value***0***IRQ31****Location***31***Description***IRQ31 enabled***Type***RW***Reset value***0*

5.3. qc.mclicie1

IRQ Enable 1

Enable bits for IRQs 32-63

5.3.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f9
Length	32-bit
Privilege Mode	M

5.3.2. Format




Figure 3. qc.mclicie1 format

5.3.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicie1.IRQ32	0	RW	0
qc.mclicie1.IRQ33	1	RW	0
qc.mclicie1.IRQ34	2	RW	0
qc.mclicie1.IRQ35	3	RW	0
qc.mclicie1.IRQ36	4	RW	0
qc.mclicie1.IRQ37	5	RW	0
qc.mclicie1.IRQ38	6	RW	0
qc.mclicie1.IRQ39	7	RW	0
qc.mclicie1.IRQ40	8	RW	0
qc.mclicie1.IRQ41	9	RW	0
qc.mclicie1.IRQ42	10	RW	0
qc.mclicie1.IRQ43	11	RW	0
qc.mclicie1.IRQ44	12	RW	0
qc.mclicie1.IRQ45	13	RW	0
qc.mclicie1.IRQ46	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie1.IRQ47	15	RW	0
qc.mclcie1.IRQ48	16	RW	0
qc.mclcie1.IRQ49	17	RW	0
qc.mclcie1.IRQ50	18	RW	0
qc.mclcie1.IRQ51	19	RW	0
qc.mclcie1.IRQ52	20	RW	0
qc.mclcie1.IRQ53	21	RW	0
qc.mclcie1.IRQ54	22	RW	0
qc.mclcie1.IRQ55	23	RW	0
qc.mclcie1.IRQ56	24	RW	0
qc.mclcie1.IRQ57	25	RW	0
qc.mclcie1.IRQ58	26	RW	0
qc.mclcie1.IRQ59	27	RW	0
qc.mclcie1.IRQ60	28	RW	0
qc.mclcie1.IRQ61	29	RW	0
qc.mclcie1.IRQ62	30	RW	0
qc.mclcie1.IRQ63	31	RW	0

5.3.4. Fields

IRQ32

Location

0

Description

IRQ32 enabled

Type

RW

Reset value

0

IRQ33

Location

1

Description*IRQ33 enabled***Type***RW***Reset value***0***IRQ34****Location***2***Description***IRQ34 enabled***Type***RW***Reset value***0***IRQ35****Location***3***Description***IRQ35 enabled***Type***RW***Reset value***0***IRQ36****Location***4***Description***IRQ36 enabled*

Type*RW***Reset value**

0

IRQ37**Location**

5

Description*IRQ37 enabled***Type***RW***Reset value**

0

IRQ38**Location**

6

Description*IRQ38 enabled***Type***RW***Reset value**

0

IRQ39**Location**

7

Description*IRQ39 enabled***Type***RW*

Reset value

0

IRQ40**Location**

8

Description*IRQ40 enabled***Type***RW***Reset value**

0

IRQ41**Location**

9

Description*IRQ41 enabled***Type***RW***Reset value**

0

IRQ42**Location**

10

Description*IRQ42 enabled***Type***RW***Reset value**

0

IRQ43**Location***11***Description***IRQ43 enabled***Type***RW***Reset value***0***IRQ44****Location***12***Description***IRQ44 enabled***Type***RW***Reset value***0***IRQ45****Location***13***Description***IRQ45 enabled***Type***RW***Reset value***0*

IRQ46**Location***14***Description***IRQ46 enabled***Type***RW***Reset value***0***IRQ47****Location***15***Description***IRQ47 enabled***Type***RW***Reset value***0***IRQ48****Location***16***Description***IRQ48 enabled***Type***RW***Reset value***0*

IRQ49**Location***17***Description***IRQ49 enabled***Type***RW***Reset value***0***IRQ50****Location***18***Description***IRQ50 enabled***Type***RW***Reset value***0***IRQ51****Location***19***Description***IRQ51 enabled***Type***RW***Reset value***0*

IRQ52**Location***20***Description***IRQ52 enabled***Type***RW***Reset value***0***IRQ53****Location***21***Description***IRQ53 enabled***Type***RW***Reset value***0***IRQ54****Location***22***Description***IRQ54 enabled***Type***RW***Reset value***0*

IRQ55**Location***23***Description***IRQ55 enabled***Type***RW***Reset value***0***IRQ56****Location***24***Description***IRQ56 enabled***Type***RW***Reset value***0***IRQ57****Location***25***Description***IRQ57 enabled***Type***RW***Reset value***0*

IRQ58**Location***26***Description***IRQ58 enabled***Type***RW***Reset value***0***IRQ59****Location***27***Description***IRQ59 enabled***Type***RW***Reset value***0***IRQ60****Location***28***Description***IRQ60 enabled***Type***RW***Reset value***0*

IRQ61**Location***29***Description***IRQ61 enabled***Type***RW***Reset value***0***IRQ62****Location***30***Description***IRQ62 enabled***Type***RW***Reset value***0***IRQ63****Location***31***Description***IRQ63 enabled***Type***RW***Reset value***0*

5.4. qc.mclicie2

IRQ Enable 2

Enable bits for IRQs 64-95

5.4.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7fa
Length	32-bit
Privilege Mode	M

5.4.2. Format




Figure 4. qc.mclicie2 format

5.4.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicie2.IRQ64	0	RW	0
qc.mclicie2.IRQ65	1	RW	0
qc.mclicie2.IRQ66	2	RW	0
qc.mclicie2.IRQ67	3	RW	0
qc.mclicie2.IRQ68	4	RW	0
qc.mclicie2.IRQ69	5	RW	0
qc.mclicie2.IRQ70	6	RW	0
qc.mclicie2.IRQ71	7	RW	0
qc.mclicie2.IRQ72	8	RW	0
qc.mclicie2.IRQ73	9	RW	0
qc.mclicie2.IRQ74	10	RW	0
qc.mclicie2.IRQ75	11	RW	0
qc.mclicie2.IRQ76	12	RW	0
qc.mclicie2.IRQ77	13	RW	0
qc.mclicie2.IRQ78	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie2.IRQ79	15	RW	0
qc.mclcie2.IRQ80	16	RW	0
qc.mclcie2.IRQ81	17	RW	0
qc.mclcie2.IRQ82	18	RW	0
qc.mclcie2.IRQ83	19	RW	0
qc.mclcie2.IRQ84	20	RW	0
qc.mclcie2.IRQ85	21	RW	0
qc.mclcie2.IRQ86	22	RW	0
qc.mclcie2.IRQ87	23	RW	0
qc.mclcie2.IRQ88	24	RW	0
qc.mclcie2.IRQ89	25	RW	0
qc.mclcie2.IRQ90	26	RW	0
qc.mclcie2.IRQ91	27	RW	0
qc.mclcie2.IRQ92	28	RW	0
qc.mclcie2.IRQ93	29	RW	0
qc.mclcie2.IRQ94	30	RW	0
qc.mclcie2.IRQ95	31	RW	0

5.4.4. Fields

IRQ64

Location

0

Description

IRQ64 enabled

Type

RW

Reset value

0

IRQ65

Location

1

Description*IRQ65 enabled***Type***RW***Reset value***0***IRQ66****Location***2***Description***IRQ66 enabled***Type***RW***Reset value***0***IRQ67****Location***3***Description***IRQ67 enabled***Type***RW***Reset value***0***IRQ68****Location***4***Description***IRQ68 enabled*

Type*RW***Reset value**

0

IRQ69**Location**

5

Description*IRQ69 enabled***Type***RW***Reset value**

0

IRQ70**Location**

6

Description*IRQ70 enabled***Type***RW***Reset value**

0

IRQ71**Location**

7

Description*IRQ71 enabled***Type***RW*

Reset value

0

IRQ72**Location**

8

Description*IRQ72 enabled***Type***RW***Reset value**

0

IRQ73**Location**

9

Description*IRQ73 enabled***Type***RW***Reset value**

0

IRQ74**Location**

10

Description*IRQ74 enabled***Type***RW***Reset value**

0

IRQ75**Location***11***Description***IRQ75 enabled***Type***RW***Reset value***0***IRQ76****Location***12***Description***IRQ76 enabled***Type***RW***Reset value***0***IRQ77****Location***13***Description***IRQ77 enabled***Type***RW***Reset value***0*

IRQ78**Location***14***Description***IRQ78 enabled***Type***RW***Reset value***0***IRQ79****Location***15***Description***IRQ79 enabled***Type***RW***Reset value***0***IRQ80****Location***16***Description***IRQ80 enabled***Type***RW***Reset value***0*

IRQ81**Location***17***Description***IRQ81 enabled***Type***RW***Reset value***0***IRQ82****Location***18***Description***IRQ82 enabled***Type***RW***Reset value***0***IRQ83****Location***19***Description***IRQ83 enabled***Type***RW***Reset value***0*

IRQ84**Location***20***Description***IRQ84 enabled***Type***RW***Reset value***0***IRQ85****Location***21***Description***IRQ85 enabled***Type***RW***Reset value***0***IRQ86****Location***22***Description***IRQ86 enabled***Type***RW***Reset value***0*

IRQ87**Location***23***Description***IRQ87 enabled***Type***RW***Reset value***0***IRQ88****Location***24***Description***IRQ88 enabled***Type***RW***Reset value***0***IRQ89****Location***25***Description***IRQ89 enabled***Type***RW***Reset value***0*

IRQ90**Location**

26

Description*IRQ90 enabled***Type***RW***Reset value**

0

IRQ91**Location**

27

Description*IRQ91 enabled***Type***RW***Reset value**

0

IRQ92**Location**

28

Description*IRQ92 enabled***Type***RW***Reset value**

0

IRQ93**Location***29***Description***IRQ93 enabled***Type***RW***Reset value***0***IRQ94****Location***30***Description***IRQ94 enabled***Type***RW***Reset value***0***IRQ95****Location***31***Description***IRQ95 enabled***Type***RW***Reset value***0*

5.5. qc.mclcie3

IRQ Enable 3

Enable bits for IRQs 96-127

5.5.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7fb
Length	32-bit
Privilege Mode	M

5.5.2. Format




Figure 5. qc.mclcie3 format

5.5.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcie3.IRQ96	0	RW	0
qc.mclcie3.IRQ97	1	RW	0
qc.mclcie3.IRQ98	2	RW	0
qc.mclcie3.IRQ99	3	RW	0
qc.mclcie3.IRQ100	4	RW	0
qc.mclcie3.IRQ101	5	RW	0
qc.mclcie3.IRQ102	6	RW	0
qc.mclcie3.IRQ103	7	RW	0
qc.mclcie3.IRQ104	8	RW	0
qc.mclcie3.IRQ105	9	RW	0
qc.mclcie3.IRQ106	10	RW	0
qc.mclcie3.IRQ107	11	RW	0
qc.mclcie3.IRQ108	12	RW	0
qc.mclcie3.IRQ109	13	RW	0
qc.mclcie3.IRQ110	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie3.IRQ111	15	RW	0
qc.mclcie3.IRQ112	16	RW	0
qc.mclcie3.IRQ113	17	RW	0
qc.mclcie3.IRQ114	18	RW	0
qc.mclcie3.IRQ115	19	RW	0
qc.mclcie3.IRQ116	20	RW	0
qc.mclcie3.IRQ117	21	RW	0
qc.mclcie3.IRQ118	22	RW	0
qc.mclcie3.IRQ119	23	RW	0
qc.mclcie3.IRQ120	24	RW	0
qc.mclcie3.IRQ121	25	RW	0
qc.mclcie3.IRQ122	26	RW	0
qc.mclcie3.IRQ123	27	RW	0
qc.mclcie3.IRQ124	28	RW	0
qc.mclcie3.IRQ125	29	RW	0
qc.mclcie3.IRQ126	30	RW	0
qc.mclcie3.IRQ127	31	RW	0

5.5.4. Fields

IRQ96

Location

0

Description

IRQ96 enabled

Type

RW

Reset value

0

IRQ97

Location

1

Description*IRQ97 enabled***Type***RW***Reset value***0***IRQ98****Location***2***Description***IRQ98 enabled***Type***RW***Reset value***0***IRQ99****Location***3***Description***IRQ99 enabled***Type***RW***Reset value***0***IRQ100****Location***4***Description***IRQ100 enabled*

Type*RW***Reset value**

0

IRQ101**Location**

5

Description*IRQ101 enabled***Type***RW***Reset value**

0

IRQ102**Location**

6

Description*IRQ102 enabled***Type***RW***Reset value**

0

IRQ103**Location**

7

Description*IRQ103 enabled***Type***RW*

Reset value

0

IRQ104**Location**

8

Description*IRQ104 enabled***Type***RW***Reset value**

0

IRQ105**Location**

9

Description*IRQ105 enabled***Type***RW***Reset value**

0

IRQ106**Location**

10

Description*IRQ106 enabled***Type***RW***Reset value**

0

IRQ107**Location***11***Description***IRQ107 enabled***Type***RW***Reset value***0***IRQ108****Location***12***Description***IRQ108 enabled***Type***RW***Reset value***0***IRQ109****Location***13***Description***IRQ109 enabled***Type***RW***Reset value***0*

IRQ110**Location***14***Description***IRQ110 enabled***Type***RW***Reset value***0***IRQ111****Location***15***Description***IRQ111 enabled***Type***RW***Reset value***0***IRQ112****Location***16***Description***IRQ112 enabled***Type***RW***Reset value***0*

IRQ113**Location***17***Description***IRQ113 enabled***Type***RW***Reset value***0***IRQ114****Location***18***Description***IRQ114 enabled***Type***RW***Reset value***0***IRQ115****Location***19***Description***IRQ115 enabled***Type***RW***Reset value***0*

IRQ116**Location***20***Description***IRQ116 enabled***Type***RW***Reset value***0***IRQ117****Location***21***Description***IRQ117 enabled***Type***RW***Reset value***0***IRQ118****Location***22***Description***IRQ118 enabled***Type***RW***Reset value***0*

IRQ119**Location***23***Description***IRQ119 enabled***Type***RW***Reset value***0***IRQ120****Location***24***Description***IRQ120 enabled***Type***RW***Reset value***0***IRQ121****Location***25***Description***IRQ121 enabled***Type***RW***Reset value***0*

IRQ122**Location**

26

Description*IRQ122 enabled***Type***RW***Reset value**

0

IRQ123**Location**

27

Description*IRQ123 enabled***Type***RW***Reset value**

0

IRQ124**Location**

28

Description*IRQ124 enabled***Type***RW***Reset value**

0

IRQ125**Location***29***Description***IRQ125 enabled***Type***RW***Reset value***0***IRQ126****Location***30***Description***IRQ126 enabled***Type***RW***Reset value***0***IRQ127****Location***31***Description***IRQ127 enabled***Type***RW***Reset value***0*

5.6. qc.mclicie4

IRQ Enable 4

Enable bits for IRQs 128-159

5.6.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7fc
Length	32-bit
Privilege Mode	M

5.6.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ159	IRQ158	IRQ157	IRQ156	IRQ155	IRQ154	IRQ153	IRQ152	IRQ151	IRQ150	IRQ149	IRQ148	IRQ147	IRQ146	IRQ145	IRQ144
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ143	IRQ142	IRQ141	IRQ140	IRQ139	IRQ138	IRQ137	IRQ136	IRQ135	IRQ134	IRQ133	IRQ132	IRQ131	IRQ130	IRQ129	IRQ128

Figure 6. qc.mclicie4 format

5.6.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicie4.IRQ128	0	RW	0
qc.mclicie4.IRQ129	1	RW	0
qc.mclicie4.IRQ130	2	RW	0
qc.mclicie4.IRQ131	3	RW	0
qc.mclicie4.IRQ132	4	RW	0
qc.mclicie4.IRQ133	5	RW	0
qc.mclicie4.IRQ134	6	RW	0
qc.mclicie4.IRQ135	7	RW	0
qc.mclicie4.IRQ136	8	RW	0
qc.mclicie4.IRQ137	9	RW	0
qc.mclicie4.IRQ138	10	RW	0
qc.mclicie4.IRQ139	11	RW	0
qc.mclicie4.IRQ140	12	RW	0
qc.mclicie4.IRQ141	13	RW	0
qc.mclicie4.IRQ142	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie4.IRQ143	15	RW	0
qc.mclcie4.IRQ144	16	RW	0
qc.mclcie4.IRQ145	17	RW	0
qc.mclcie4.IRQ146	18	RW	0
qc.mclcie4.IRQ147	19	RW	0
qc.mclcie4.IRQ148	20	RW	0
qc.mclcie4.IRQ149	21	RW	0
qc.mclcie4.IRQ150	22	RW	0
qc.mclcie4.IRQ151	23	RW	0
qc.mclcie4.IRQ152	24	RW	0
qc.mclcie4.IRQ153	25	RW	0
qc.mclcie4.IRQ154	26	RW	0
qc.mclcie4.IRQ155	27	RW	0
qc.mclcie4.IRQ156	28	RW	0
qc.mclcie4.IRQ157	29	RW	0
qc.mclcie4.IRQ158	30	RW	0
qc.mclcie4.IRQ159	31	RW	0

5.6.4. Fields

IRQ128

Location

0

Description

IRQ128 enabled

Type

RW

Reset value

0

IRQ129

Location

1

Description*IRQ129 enabled***Type***RW***Reset value***0***IRQ130****Location***2***Description***IRQ130 enabled***Type***RW***Reset value***0***IRQ131****Location***3***Description***IRQ131 enabled***Type***RW***Reset value***0***IRQ132****Location***4***Description***IRQ132 enabled*

Type*RW***Reset value**

0

IRQ133**Location**

5

Description*IRQ133 enabled***Type***RW***Reset value**

0

IRQ134**Location**

6

Description*IRQ134 enabled***Type***RW***Reset value**

0

IRQ135**Location**

7

Description*IRQ135 enabled***Type***RW*

Reset value

0

IRQ136**Location**

8

Description*IRQ136 enabled***Type***RW***Reset value**

0

IRQ137**Location**

9

Description*IRQ137 enabled***Type***RW***Reset value**

0

IRQ138**Location**

10

Description*IRQ138 enabled***Type***RW***Reset value**

0

IRQ139**Location***11***Description***IRQ139 enabled***Type***RW***Reset value***0***IRQ140****Location***12***Description***IRQ140 enabled***Type***RW***Reset value***0***IRQ141****Location***13***Description***IRQ141 enabled***Type***RW***Reset value***0*

IRQ142**Location***14***Description***IRQ142 enabled***Type***RW***Reset value***0***IRQ143****Location***15***Description***IRQ143 enabled***Type***RW***Reset value***0***IRQ144****Location***16***Description***IRQ144 enabled***Type***RW***Reset value***0*

IRQ145**Location***17***Description***IRQ145 enabled***Type***RW***Reset value***0***IRQ146****Location***18***Description***IRQ146 enabled***Type***RW***Reset value***0***IRQ147****Location***19***Description***IRQ147 enabled***Type***RW***Reset value***0*

IRQ148**Location***20***Description***IRQ148 enabled***Type***RW***Reset value***0***IRQ149****Location***21***Description***IRQ149 enabled***Type***RW***Reset value***0***IRQ150****Location***22***Description***IRQ150 enabled***Type***RW***Reset value***0*

IRQ151**Location***23***Description***IRQ151 enabled***Type***RW***Reset value***0***IRQ152****Location***24***Description***IRQ152 enabled***Type***RW***Reset value***0***IRQ153****Location***25***Description***IRQ153 enabled***Type***RW***Reset value***0*

IRQ154**Location***26***Description***IRQ154 enabled***Type***RW***Reset value***0***IRQ155****Location***27***Description***IRQ155 enabled***Type***RW***Reset value***0***IRQ156****Location***28***Description***IRQ156 enabled***Type***RW***Reset value***0*

IRQ157**Location***29***Description***IRQ157 enabled***Type***RW***Reset value***0***IRQ158****Location***30***Description***IRQ158 enabled***Type***RW***Reset value***0***IRQ159****Location***31***Description***IRQ159 enabled***Type***RW***Reset value***0*

5.7. qc.mclcie5

IRQ Enable 5

Enable bits for IRQs 160-191

5.7.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7fd
Length	32-bit
Privilege Mode	M

5.7.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ191	IRQ190	IRQ189	IRQ188	IRQ187	IRQ186	IRQ185	IRQ184	IRQ183	IRQ182	IRQ181	IRQ180	IRQ179	IRQ178	IRQ177	IRQ176
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ175	IRQ174	IRQ173	IRQ172	IRQ171	IRQ170	IRQ169	IRQ168	IRQ167	IRQ166	IRQ165	IRQ164	IRQ163	IRQ162	IRQ161	IRQ160

Figure 7. qc.mclcie5 format

5.7.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcie5.IRQ160	0	RW	0
qc.mclcie5.IRQ161	1	RW	0
qc.mclcie5.IRQ162	2	RW	0
qc.mclcie5.IRQ163	3	RW	0
qc.mclcie5.IRQ164	4	RW	0
qc.mclcie5.IRQ165	5	RW	0
qc.mclcie5.IRQ166	6	RW	0
qc.mclcie5.IRQ167	7	RW	0
qc.mclcie5.IRQ168	8	RW	0
qc.mclcie5.IRQ169	9	RW	0
qc.mclcie5.IRQ170	10	RW	0
qc.mclcie5.IRQ171	11	RW	0
qc.mclcie5.IRQ172	12	RW	0
qc.mclcie5.IRQ173	13	RW	0
qc.mclcie5.IRQ174	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie5.IRQ175	15	RW	0
qc.mclcie5.IRQ176	16	RW	0
qc.mclcie5.IRQ177	17	RW	0
qc.mclcie5.IRQ178	18	RW	0
qc.mclcie5.IRQ179	19	RW	0
qc.mclcie5.IRQ180	20	RW	0
qc.mclcie5.IRQ181	21	RW	0
qc.mclcie5.IRQ182	22	RW	0
qc.mclcie5.IRQ183	23	RW	0
qc.mclcie5.IRQ184	24	RW	0
qc.mclcie5.IRQ185	25	RW	0
qc.mclcie5.IRQ186	26	RW	0
qc.mclcie5.IRQ187	27	RW	0
qc.mclcie5.IRQ188	28	RW	0
qc.mclcie5.IRQ189	29	RW	0
qc.mclcie5.IRQ190	30	RW	0
qc.mclcie5.IRQ191	31	RW	0

5.7.4. Fields

IRQ160

Location

0

Description

IRQ160 enabled

Type

RW

Reset value

0

IRQ161

Location

1

Description*IRQ161 enabled***Type***RW***Reset value***0***IRQ162****Location***2***Description***IRQ162 enabled***Type***RW***Reset value***0***IRQ163****Location***3***Description***IRQ163 enabled***Type***RW***Reset value***0***IRQ164****Location***4***Description***IRQ164 enabled*

Type*RW***Reset value**

0

IRQ165**Location**

5

Description*IRQ165 enabled***Type***RW***Reset value**

0

IRQ166**Location**

6

Description*IRQ166 enabled***Type***RW***Reset value**

0

IRQ167**Location**

7

Description*IRQ167 enabled***Type***RW*

Reset value

0

IRQ168**Location**

8

Description*IRQ168 enabled***Type***RW***Reset value**

0

IRQ169**Location**

9

Description*IRQ169 enabled***Type***RW***Reset value**

0

IRQ170**Location**

10

Description*IRQ170 enabled***Type***RW***Reset value**

0

IRQ171**Location***11***Description***IRQ171 enabled***Type***RW***Reset value***0***IRQ172****Location***12***Description***IRQ172 enabled***Type***RW***Reset value***0***IRQ173****Location***13***Description***IRQ173 enabled***Type***RW***Reset value***0*

IRQ174**Location***14***Description***IRQ174 enabled***Type***RW***Reset value***0***IRQ175****Location***15***Description***IRQ175 enabled***Type***RW***Reset value***0***IRQ176****Location***16***Description***IRQ176 enabled***Type***RW***Reset value***0*

IRQ177**Location***17***Description***IRQ177 enabled***Type***RW***Reset value***0***IRQ178****Location***18***Description***IRQ178 enabled***Type***RW***Reset value***0***IRQ179****Location***19***Description***IRQ179 enabled***Type***RW***Reset value***0*

IRQ180**Location***20***Description***IRQ180 enabled***Type***RW***Reset value***0***IRQ181****Location***21***Description***IRQ181 enabled***Type***RW***Reset value***0***IRQ182****Location***22***Description***IRQ182 enabled***Type***RW***Reset value***0*

IRQ183**Location***23***Description***IRQ183 enabled***Type***RW***Reset value***0***IRQ184****Location***24***Description***IRQ184 enabled***Type***RW***Reset value***0***IRQ185****Location***25***Description***IRQ185 enabled***Type***RW***Reset value***0*

IRQ186**Location***26***Description***IRQ186 enabled***Type***RW***Reset value***0***IRQ187****Location***27***Description***IRQ187 enabled***Type***RW***Reset value***0***IRQ188****Location***28***Description***IRQ188 enabled***Type***RW***Reset value***0*

IRQ189**Location***29***Description***IRQ189 enabled***Type***RW***Reset value***0***IRQ190****Location***30***Description***IRQ190 enabled***Type***RW***Reset value***0***IRQ191****Location***31***Description***IRQ191 enabled***Type***RW***Reset value***0*

5.8. qc.mclicie6

IRQ Enable 6

Enable bits for IRQs 192-223

5.8.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7fe
Length	32-bit
Privilege Mode	M

5.8.2. Format




Figure 8. qc.mclicie6 format

5.8.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicie6.IRQ192	0	RW	0
qc.mclicie6.IRQ193	1	RW	0
qc.mclicie6.IRQ194	2	RW	0
qc.mclicie6.IRQ195	3	RW	0
qc.mclicie6.IRQ196	4	RW	0
qc.mclicie6.IRQ197	5	RW	0
qc.mclicie6.IRQ198	6	RW	0
qc.mclicie6.IRQ199	7	RW	0
qc.mclicie6.IRQ200	8	RW	0
qc.mclicie6.IRQ201	9	RW	0
qc.mclicie6.IRQ202	10	RW	0
qc.mclicie6.IRQ203	11	RW	0
qc.mclicie6.IRQ204	12	RW	0
qc.mclicie6.IRQ205	13	RW	0
qc.mclicie6.IRQ206	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie6.IRQ207	15	RW	0
qc.mclcie6.IRQ208	16	RW	0
qc.mclcie6.IRQ209	17	RW	0
qc.mclcie6.IRQ210	18	RW	0
qc.mclcie6.IRQ211	19	RW	0
qc.mclcie6.IRQ212	20	RW	0
qc.mclcie6.IRQ213	21	RW	0
qc.mclcie6.IRQ214	22	RW	0
qc.mclcie6.IRQ215	23	RW	0
qc.mclcie6.IRQ216	24	RW	0
qc.mclcie6.IRQ217	25	RW	0
qc.mclcie6.IRQ218	26	RW	0
qc.mclcie6.IRQ219	27	RW	0
qc.mclcie6.IRQ220	28	RW	0
qc.mclcie6.IRQ221	29	RW	0
qc.mclcie6.IRQ222	30	RW	0
qc.mclcie6.IRQ223	31	RW	0

5.8.4. Fields

IRQ192

Location

0

Description

IRQ192 enabled

Type

RW

Reset value

0

IRQ193

Location

1

Description*IRQ193 enabled***Type***RW***Reset value***0***IRQ194****Location***2***Description***IRQ194 enabled***Type***RW***Reset value***0***IRQ195****Location***3***Description***IRQ195 enabled***Type***RW***Reset value***0***IRQ196****Location***4***Description***IRQ196 enabled*

Type*RW***Reset value***0***IRQ197****Location***5***Description***IRQ197 enabled***Type***RW***Reset value***0***IRQ198****Location***6***Description***IRQ198 enabled***Type***RW***Reset value***0***IRQ199****Location***7***Description***IRQ199 enabled***Type***RW*

Reset value
0

IRQ200

Location
8
Description
IRQ200 enabled
Type
RW
Reset value
0

IRQ201

Location
9
Description
IRQ201 enabled
Type
RW
Reset value
0

IRQ202

Location
10
Description
IRQ202 enabled
Type
RW
Reset value
0

IRQ203**Location***11***Description***IRQ203 enabled***Type***RW***Reset value***0***IRQ204****Location***12***Description***IRQ204 enabled***Type***RW***Reset value***0***IRQ205****Location***13***Description***IRQ205 enabled***Type***RW***Reset value***0*

IRQ206**Location***14***Description***IRQ206 enabled***Type***RW***Reset value***0***IRQ207****Location***15***Description***IRQ207 enabled***Type***RW***Reset value***0***IRQ208****Location***16***Description***IRQ208 enabled***Type***RW***Reset value***0*

IRQ209**Location***17***Description***IRQ209 enabled***Type***RW***Reset value***0***IRQ210****Location***18***Description***IRQ210 enabled***Type***RW***Reset value***0***IRQ211****Location***19***Description***IRQ211 enabled***Type***RW***Reset value***0*

IRQ212**Location***20***Description***IRQ212 enabled***Type***RW***Reset value***0***IRQ213****Location***21***Description***IRQ213 enabled***Type***RW***Reset value***0***IRQ214****Location***22***Description***IRQ214 enabled***Type***RW***Reset value***0*

IRQ215**Location***23***Description***IRQ215 enabled***Type***RW***Reset value***0***IRQ216****Location***24***Description***IRQ216 enabled***Type***RW***Reset value***0***IRQ217****Location***25***Description***IRQ217 enabled***Type***RW***Reset value***0*

IRQ218**Location**

26

Description*IRQ218 enabled***Type***RW***Reset value**

0

IRQ219**Location**

27

Description*IRQ219 enabled***Type***RW***Reset value**

0

IRQ220**Location**

28

Description*IRQ220 enabled***Type***RW***Reset value**

0

IRQ221**Location***29***Description***IRQ221 enabled***Type***RW***Reset value***0***IRQ222****Location***30***Description***IRQ222 enabled***Type***RW***Reset value***0***IRQ223****Location***31***Description***IRQ223 enabled***Type***RW***Reset value***0*

5.9. qc.mclcie7

IRQ Enable 7

Enable bits for IRQs 224-255

5.9.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7ff
Length	32-bit
Privilege Mode	M

5.9.2. Format




Figure 9. qc.mclcie7 format

5.9.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcie7.IRQ224	0	RW	0
qc.mclcie7.IRQ225	1	RW	0
qc.mclcie7.IRQ226	2	RW	0
qc.mclcie7.IRQ227	3	RW	0
qc.mclcie7.IRQ228	4	RW	0
qc.mclcie7.IRQ229	5	RW	0
qc.mclcie7.IRQ230	6	RW	0
qc.mclcie7.IRQ231	7	RW	0
qc.mclcie7.IRQ232	8	RW	0
qc.mclcie7.IRQ233	9	RW	0
qc.mclcie7.IRQ234	10	RW	0
qc.mclcie7.IRQ235	11	RW	0
qc.mclcie7.IRQ236	12	RW	0
qc.mclcie7.IRQ237	13	RW	0
qc.mclcie7.IRQ238	14	RW	0

Name	Location	Type	Reset Value
qc.mclcie7.IRQ239	15	RW	0
qc.mclcie7.IRQ240	16	RW	0
qc.mclcie7.IRQ241	17	RW	0
qc.mclcie7.IRQ242	18	RW	0
qc.mclcie7.IRQ243	19	RW	0
qc.mclcie7.IRQ244	20	RW	0
qc.mclcie7.IRQ245	21	RW	0
qc.mclcie7.IRQ246	22	RW	0
qc.mclcie7.IRQ247	23	RW	0
qc.mclcie7.IRQ248	24	RW	0
qc.mclcie7.IRQ249	25	RW	0
qc.mclcie7.IRQ250	26	RW	0
qc.mclcie7.IRQ251	27	RW	0
qc.mclcie7.IRQ252	28	RW	0
qc.mclcie7.IRQ253	29	RW	0
qc.mclcie7.IRQ254	30	RW	0
qc.mclcie7.IRQ255	31	RW	0

5.9.4. Fields

IRQ224

Location

0

Description

IRQ224 enabled

Type

RW

Reset value

0

IRQ225

Location

1

Description*IRQ225 enabled***Type***RW***Reset value***0***IRQ226****Location***2***Description***IRQ226 enabled***Type***RW***Reset value***0***IRQ227****Location***3***Description***IRQ227 enabled***Type***RW***Reset value***0***IRQ228****Location***4***Description***IRQ228 enabled*

Type*RW***Reset value**

0

IRQ229**Location**

5

Description*IRQ229 enabled***Type***RW***Reset value**

0

IRQ230**Location**

6

Description*IRQ230 enabled***Type***RW***Reset value**

0

IRQ231**Location**

7

Description*IRQ231 enabled***Type***RW*

Reset value

0

IRQ232**Location**

8

Description*IRQ232 enabled***Type***RW***Reset value**

0

IRQ233**Location**

9

Description*IRQ233 enabled***Type***RW***Reset value**

0

IRQ234**Location**

10

Description*IRQ234 enabled***Type***RW***Reset value**

0

IRQ235**Location***11***Description***IRQ235 enabled***Type***RW***Reset value***0***IRQ236****Location***12***Description***IRQ236 enabled***Type***RW***Reset value***0***IRQ237****Location***13***Description***IRQ237 enabled***Type***RW***Reset value***0*

IRQ238**Location***14***Description***IRQ238 enabled***Type***RW***Reset value***0***IRQ239****Location***15***Description***IRQ239 enabled***Type***RW***Reset value***0***IRQ240****Location***16***Description***IRQ240 enabled***Type***RW***Reset value***0*

IRQ241**Location***17***Description***IRQ241 enabled***Type***RW***Reset value***0***IRQ242****Location***18***Description***IRQ242 enabled***Type***RW***Reset value***0***IRQ243****Location***19***Description***IRQ243 enabled***Type***RW***Reset value***0*

IRQ244**Location***20***Description***IRQ244 enabled***Type***RW***Reset value***0***IRQ245****Location***21***Description***IRQ245 enabled***Type***RW***Reset value***0***IRQ246****Location***22***Description***IRQ246 enabled***Type***RW***Reset value***0*

IRQ247**Location***23***Description***IRQ247 enabled***Type***RW***Reset value***0***IRQ248****Location***24***Description***IRQ248 enabled***Type***RW***Reset value***0***IRQ249****Location***25***Description***IRQ249 enabled***Type***RW***Reset value***0*

IRQ250**Location***26***Description***IRQ250 enabled***Type***RW***Reset value***0***IRQ251****Location***27***Description***IRQ251 enabled***Type***RW***Reset value***0***IRQ252****Location***28***Description***IRQ252 enabled***Type***RW***Reset value***0*

IRQ253**Location***29***Description***IRQ253 enabled***Type***RW***Reset value***0***IRQ254****Location***30***Description***IRQ254 enabled***Type***RW***Reset value***0***IRQ255****Location***31***Description***IRQ255 enabled***Type***RW***Reset value***0*

5.10. qc.mclcivl00

IRQ Level 0

Level bits for IRQs 0-7

5.10.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc0
Length	32-bit
Privilege Mode	M

5.10.2. Format




Figure 10. qc.mclcivl00 format

5.10.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl00.IRQ0	3:0	RW	0
qc.mclcivl00.IRQ1	7:4	RW	0
qc.mclcivl00.IRQ2	11:8	RW	0
qc.mclcivl00.IRQ3	15:12	RW	0
qc.mclcivl00.IRQ4	19:16	RW	0
qc.mclcivl00.IRQ5	23:20	RW	0
qc.mclcivl00.IRQ6	27:24	RW	0
qc.mclcivl00.IRQ7	31:28	RW	0

5.10.4. Fields

IRQ0

Location
3:0

Description*IRQ0 level***Type***RW***Reset value**

0

IRQ1**Location***7:4***Description***IRQ1 level***Type***RW***Reset value**

0

IRQ2**Location***11:8***Description***IRQ2 level***Type***RW***Reset value**

0

IRQ3**Location***15:12***Description***IRQ3 level*

Type*RW***Reset value**

0

IRQ4**Location***19:16***Description***IRQ4 level***Type***RW***Reset value**

0

IRQ5**Location***23:20***Description***IRQ5 level***Type***RW***Reset value**

0

IRQ6**Location***27:24***Description***IRQ6 level***Type***RW*

Reset value

0

IRQ7

Location

31:28

Description

IRQ7 level

Type

RW

Reset value

0

5.11. qc.mclcivl01

IRQ Level 1

Level bits for IRQs 8-15

5.11.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc1
Length	32-bit
Privilege Mode	M

5.11.2. Format




Figure 11. qc.mclcivl01 format

5.11.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl01.IRQ8	3:0	RW	0
qc.mclcivl01.IRQ9	7:4	RW	0
qc.mclcivl01.IRQ10	11:8	RW	0
qc.mclcivl01.IRQ11	15:12	RW	0
qc.mclcivl01.IRQ12	19:16	RW	0
qc.mclcivl01.IRQ13	23:20	RW	0
qc.mclcivl01.IRQ14	27:24	RW	0
qc.mclcivl01.IRQ15	31:28	RW	0

5.11.4. Fields

IRQ8

Location
3:0

Description*IRQ8 level***Type***RW***Reset value***0***IRQ9****Location***7:4***Description***IRQ9 level***Type***RW***Reset value***0***IRQ10****Location***11:8***Description***IRQ10 level***Type***RW***Reset value***0***IRQ11****Location***15:12***Description***IRQ11 level*

Type*RW***Reset value**

0

IRQ12**Location***19:16***Description***IRQ12 level***Type***RW***Reset value**

0

IRQ13**Location***23:20***Description***IRQ13 level***Type***RW***Reset value**

0

IRQ14**Location***27:24***Description***IRQ14 level***Type***RW*

Reset value

0

IRQ15

Location

31:28

Description

IRQ15 level

Type

RW

Reset value

0

5.12. qc.mclcivl02

IRQ Level 2

Level bits for IRQs 16-23

5.12.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc2
Length	32-bit
Privilege Mode	M

5.12.2. Format




Figure 12. qc.mclcivl02 format

5.12.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl02.IRQ16	3:0	RW	0
qc.mclcivl02.IRQ17	7:4	RW	0
qc.mclcivl02.IRQ18	11:8	RW	0
qc.mclcivl02.IRQ19	15:12	RW	0
qc.mclcivl02.IRQ20	19:16	RW	0
qc.mclcivl02.IRQ21	23:20	RW	0
qc.mclcivl02.IRQ22	27:24	RW	0
qc.mclcivl02.IRQ23	31:28	RW	0

5.12.4. Fields

IRQ16

Location
3:0

Description*IRQ16 level***Type***RW***Reset value***0***IRQ17****Location***7:4***Description***IRQ17 level***Type***RW***Reset value***0***IRQ18****Location***11:8***Description***IRQ18 level***Type***RW***Reset value***0***IRQ19****Location***15:12***Description***IRQ19 level*

Type*RW***Reset value**

0

IRQ20**Location***19:16***Description***IRQ20 level***Type***RW***Reset value**

0

IRQ21**Location***23:20***Description***IRQ21 level***Type***RW***Reset value**

0

IRQ22**Location***27:24***Description***IRQ22 level***Type***RW*

Reset value

0

IRQ23**Location**

31:28

Description*IRQ23 level***Type***RW***Reset value**

0

5.13. qc.mclcivl03

IRQ Level 3

Level bits for IRQs 24-31

5.13.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc3
Length	32-bit
Privilege Mode	M

5.13.2. Format




Figure 13. qc.mclcivl03 format

5.13.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl03.IRQ24	3:0	RW	0
qc.mclcivl03.IRQ25	7:4	RW	0
qc.mclcivl03.IRQ26	11:8	RW	0
qc.mclcivl03.IRQ27	15:12	RW	0
qc.mclcivl03.IRQ28	19:16	RW	0
qc.mclcivl03.IRQ29	23:20	RW	0
qc.mclcivl03.IRQ30	27:24	RW	0
qc.mclcivl03.IRQ31	31:28	RW	0

5.13.4. Fields

IRQ24

Location

3:0

Description*IRQ24 level***Type***RW***Reset value**

0

IRQ25**Location***7:4***Description***IRQ25 level***Type***RW***Reset value**

0

IRQ26**Location***11:8***Description***IRQ26 level***Type***RW***Reset value**

0

IRQ27**Location***15:12***Description***IRQ27 level*

Type*RW***Reset value**

0

IRQ28**Location***19:16***Description***IRQ28 level***Type***RW***Reset value**

0

IRQ29**Location***23:20***Description***IRQ29 level***Type***RW***Reset value**

0

IRQ30**Location***27:24***Description***IRQ30 level***Type***RW*

Reset value

0

IRQ31**Location**

31:28

Description*IRQ31 level***Type***RW***Reset value**

0

5.14. qc.mclcivl04

IRQ Level 4

Level bits for IRQs 32-39

5.14.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc4
Length	32-bit
Privilege Mode	M

5.14.2. Format




Figure 14. qc.mclcivl04 format

5.14.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl04.IRQ32	3:0	RW	0
qc.mclcivl04.IRQ33	7:4	RW	0
qc.mclcivl04.IRQ34	11:8	RW	0
qc.mclcivl04.IRQ35	15:12	RW	0
qc.mclcivl04.IRQ36	19:16	RW	0
qc.mclcivl04.IRQ37	23:20	RW	0
qc.mclcivl04.IRQ38	27:24	RW	0
qc.mclcivl04.IRQ39	31:28	RW	0

5.14.4. Fields

IRQ32

Location
3:0

Description*IRQ32 level***Type***RW***Reset value***0***IRQ33****Location***7:4***Description***IRQ33 level***Type***RW***Reset value***0***IRQ34****Location***11:8***Description***IRQ34 level***Type***RW***Reset value***0***IRQ35****Location***15:12***Description***IRQ35 level*

Type*RW***Reset value**

0

IRQ36**Location***19:16***Description***IRQ36 level***Type***RW***Reset value**

0

IRQ37**Location***23:20***Description***IRQ37 level***Type***RW***Reset value**

0

IRQ38**Location***27:24***Description***IRQ38 level***Type***RW*

Reset value

0

IRQ39**Location**

31:28

Description*IRQ39 level***Type***RW***Reset value**

0

5.15. qc.mclivil05

IRQ Level 5

Level bits for IRQs 40-47

5.15.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc5
Length	32-bit
Privilege Mode	M

5.15.2. Format




Figure 15. qc.mclivil05 format

5.15.3. Field Summary

Name	Location	Type	Reset Value
qc.mclivil05.IRQ40	3:0	RW	0
qc.mclivil05.IRQ41	7:4	RW	0
qc.mclivil05.IRQ42	11:8	RW	0
qc.mclivil05.IRQ43	15:12	RW	0
qc.mclivil05.IRQ44	19:16	RW	0
qc.mclivil05.IRQ45	23:20	RW	0
qc.mclivil05.IRQ46	27:24	RW	0
qc.mclivil05.IRQ47	31:28	RW	0

5.15.4. Fields

IRQ40

Location

3:0

Description*IRQ40 level***Type***RW***Reset value***0***IRQ41****Location***7:4***Description***IRQ41 level***Type***RW***Reset value***0***IRQ42****Location***11:8***Description***IRQ42 level***Type***RW***Reset value***0***IRQ43****Location***15:12***Description***IRQ43 level*

Type*RW***Reset value**

0

IRQ44**Location***19:16***Description***IRQ44 level***Type***RW***Reset value**

0

IRQ45**Location***23:20***Description***IRQ45 level***Type***RW***Reset value**

0

IRQ46**Location***27:24***Description***IRQ46 level***Type***RW*

Reset value

0

IRQ47**Location**

31:28

Description*IRQ47 level***Type***RW***Reset value**

0

5.16. qc.mclcivl06

IRQ Level 6

Level bits for IRQs 48-55

5.16.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc6
Length	32-bit
Privilege Mode	M

5.16.2. Format




Figure 16. qc.mclcivl06 format

5.16.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl06.IRQ48	3:0	RW	0
qc.mclcivl06.IRQ49	7:4	RW	0
qc.mclcivl06.IRQ50	11:8	RW	0
qc.mclcivl06.IRQ51	15:12	RW	0
qc.mclcivl06.IRQ52	19:16	RW	0
qc.mclcivl06.IRQ53	23:20	RW	0
qc.mclcivl06.IRQ54	27:24	RW	0
qc.mclcivl06.IRQ55	31:28	RW	0

5.16.4. Fields

IRQ48

Location
3:0

Description*IRQ48 level***Type***RW***Reset value***0***IRQ49****Location***7:4***Description***IRQ49 level***Type***RW***Reset value***0***IRQ50****Location***11:8***Description***IRQ50 level***Type***RW***Reset value***0***IRQ51****Location***15:12***Description***IRQ51 level*

Type*RW***Reset value**

0

IRQ52**Location***19:16***Description***IRQ52 level***Type***RW***Reset value**

0

IRQ53**Location***23:20***Description***IRQ53 level***Type***RW***Reset value**

0

IRQ54**Location***27:24***Description***IRQ54 level***Type***RW*

Reset value

0

IRQ55**Location**

31:28

Description*IRQ55 level***Type***RW***Reset value**

0

5.17. qc.mclcivl07

IRQ Level 7

Level bits for IRQs 56-63

5.17.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc7
Length	32-bit
Privilege Mode	M

5.17.2. Format




Figure 17. qc.mclcivl07 format

5.17.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl07.IRQ56	3:0	RW	0
qc.mclcivl07.IRQ57	7:4	RW	0
qc.mclcivl07.IRQ58	11:8	RW	0
qc.mclcivl07.IRQ59	15:12	RW	0
qc.mclcivl07.IRQ60	19:16	RW	0
qc.mclcivl07.IRQ61	23:20	RW	0
qc.mclcivl07.IRQ62	27:24	RW	0
qc.mclcivl07.IRQ63	31:28	RW	0

5.17.4. Fields

IRQ56

Location
3:0

Description*IRQ56 level***Type***RW***Reset value***0***IRQ57****Location***7:4***Description***IRQ57 level***Type***RW***Reset value***0***IRQ58****Location***11:8***Description***IRQ58 level***Type***RW***Reset value***0***IRQ59****Location***15:12***Description***IRQ59 level*

Type*RW***Reset value**

0

IRQ60**Location***19:16***Description***IRQ60 level***Type***RW***Reset value**

0

IRQ61**Location***23:20***Description***IRQ61 level***Type***RW***Reset value**

0

IRQ62**Location***27:24***Description***IRQ62 level***Type***RW*

Reset value

0

IRQ63**Location**

31:28

Description*IRQ63 level***Type***RW***Reset value**

0

5.18. qc.mclcivl08

IRQ Level 8

Level bits for IRQs 64-71

5.18.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc8
Length	32-bit
Privilege Mode	M

5.18.2. Format




Figure 18. qc.mclcivl08 format

5.18.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl08.IRQ64	3:0	RW	0
qc.mclcivl08.IRQ65	7:4	RW	0
qc.mclcivl08.IRQ66	11:8	RW	0
qc.mclcivl08.IRQ67	15:12	RW	0
qc.mclcivl08.IRQ68	19:16	RW	0
qc.mclcivl08.IRQ69	23:20	RW	0
qc.mclcivl08.IRQ70	27:24	RW	0
qc.mclcivl08.IRQ71	31:28	RW	0

5.18.4. Fields

IRQ64

Location
3:0

Description*IRQ64 level***Type***RW***Reset value***0***IRQ65****Location***7:4***Description***IRQ65 level***Type***RW***Reset value***0***IRQ66****Location***11:8***Description***IRQ66 level***Type***RW***Reset value***0***IRQ67****Location***15:12***Description***IRQ67 level*

Type*RW***Reset value**

0

IRQ68**Location***19:16***Description***IRQ68 level***Type***RW***Reset value**

0

IRQ69**Location***23:20***Description***IRQ69 level***Type***RW***Reset value**

0

IRQ70**Location***27:24***Description***IRQ70 level***Type***RW*

Reset value

0

IRQ71**Location**

31:28

Description*IRQ71 level***Type***RW***Reset value**

0

5.19. qc.mclcivl09

IRQ Level 9

Level bits for IRQs 72-79

5.19.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbc9
Length	32-bit
Privilege Mode	M

5.19.2. Format




Figure 19. qc.mclcivl09 format

5.19.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl09.IRQ72	3:0	RW	0
qc.mclcivl09.IRQ73	7:4	RW	0
qc.mclcivl09.IRQ74	11:8	RW	0
qc.mclcivl09.IRQ75	15:12	RW	0
qc.mclcivl09.IRQ76	19:16	RW	0
qc.mclcivl09.IRQ77	23:20	RW	0
qc.mclcivl09.IRQ78	27:24	RW	0
qc.mclcivl09.IRQ79	31:28	RW	0

5.19.4. Fields

IRQ72

Location

3:0

Description*IRQ72 level***Type***RW***Reset value***0***IRQ73****Location***7:4***Description***IRQ73 level***Type***RW***Reset value***0***IRQ74****Location***11:8***Description***IRQ74 level***Type***RW***Reset value***0***IRQ75****Location***15:12***Description***IRQ75 level*

Type*RW***Reset value**

0

IRQ76**Location***19:16***Description***IRQ76 level***Type***RW***Reset value**

0

IRQ77**Location***23:20***Description***IRQ77 level***Type***RW***Reset value**

0

IRQ78**Location***27:24***Description***IRQ78 level***Type***RW*

Reset value

0

IRQ79**Location**

31:28

Description*IRQ79 level***Type***RW***Reset value**

0

5.20. qc.mclcivl10

IRQ Level 10

Level bits for IRQs 80-87

5.20.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbca
Length	32-bit
Privilege Mode	M

5.20.2. Format




Figure 20. qc.mclcivl10 format

5.20.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl10.IRQ80	3:0	RW	0
qc.mclcivl10.IRQ81	7:4	RW	0
qc.mclcivl10.IRQ82	11:8	RW	0
qc.mclcivl10.IRQ83	15:12	RW	0
qc.mclcivl10.IRQ84	19:16	RW	0
qc.mclcivl10.IRQ85	23:20	RW	0
qc.mclcivl10.IRQ86	27:24	RW	0
qc.mclcivl10.IRQ87	31:28	RW	0

5.20.4. Fields

IRQ80

Location

3:0

Description*IRQ80 level***Type***RW***Reset value***0***IRQ81****Location***7:4***Description***IRQ81 level***Type***RW***Reset value***0***IRQ82****Location***11:8***Description***IRQ82 level***Type***RW***Reset value***0***IRQ83****Location***15:12***Description***IRQ83 level*

Type*RW***Reset value**

0

IRQ84**Location***19:16***Description***IRQ84 level***Type***RW***Reset value**

0

IRQ85**Location***23:20***Description***IRQ85 level***Type***RW***Reset value**

0

IRQ86**Location***27:24***Description***IRQ86 level***Type***RW*

Reset value

0

IRQ87**Location**

31:28

Description*IRQ87 level***Type***RW***Reset value**

0

5.21. qc.mclcivl11

IRQ Level 11

Level bits for IRQs 88-95

5.21.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbcb
Length	32-bit
Privilege Mode	M

5.21.2. Format




Figure 21. qc.mclcivl11 format

5.21.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl11.IRQ88	3:0	RW	0
qc.mclcivl11.IRQ89	7:4	RW	0
qc.mclcivl11.IRQ90	11:8	RW	0
qc.mclcivl11.IRQ91	15:12	RW	0
qc.mclcivl11.IRQ92	19:16	RW	0
qc.mclcivl11.IRQ93	23:20	RW	0
qc.mclcivl11.IRQ94	27:24	RW	0
qc.mclcivl11.IRQ95	31:28	RW	0

5.21.4. Fields

IRQ88

Location
3:0

Description*IRQ88 level***Type***RW***Reset value***0***IRQ89****Location***7:4***Description***IRQ89 level***Type***RW***Reset value***0***IRQ90****Location***11:8***Description***IRQ90 level***Type***RW***Reset value***0***IRQ91****Location***15:12***Description***IRQ91 level*

Type*RW***Reset value**

0

IRQ92**Location***19:16***Description***IRQ92 level***Type***RW***Reset value**

0

IRQ93**Location***23:20***Description***IRQ93 level***Type***RW***Reset value**

0

IRQ94**Location***27:24***Description***IRQ94 level***Type***RW*

Reset value

0

IRQ95

Location

31:28

Description

IRQ95 level

Type

RW

Reset value

0

5.22. qc.mclcivl12

IRQ Level 12

Level bits for IRQs 96-103

5.22.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbcc
Length	32-bit
Privilege Mode	M

5.22.2. Format




Figure 22. qc.mclcivl12 format

5.22.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl12.IRQ96	3:0	RW	0
qc.mclcivl12.IRQ97	7:4	RW	0
qc.mclcivl12.IRQ98	11:8	RW	0
qc.mclcivl12.IRQ99	15:12	RW	0
qc.mclcivl12.IRQ100	19:16	RW	0
qc.mclcivl12.IRQ101	23:20	RW	0
qc.mclcivl12.IRQ102	27:24	RW	0
qc.mclcivl12.IRQ103	31:28	RW	0

5.22.4. Fields

IRQ96

Location
3:0

Description*IRQ96 level***Type***RW***Reset value***0***IRQ97****Location***7:4***Description***IRQ97 level***Type***RW***Reset value***0***IRQ98****Location***11:8***Description***IRQ98 level***Type***RW***Reset value***0***IRQ99****Location***15:12***Description***IRQ99 level*

Type*RW***Reset value***0***IRQ100****Location***19:16***Description***IRQ100 level***Type***RW***Reset value***0***IRQ101****Location***23:20***Description***IRQ101 level***Type***RW***Reset value***0***IRQ102****Location***27:24***Description***IRQ102 level***Type***RW*

Reset value*0***IRQ103****Location***31:28***Description***IRQ103 level***Type***RW***Reset value***0*

5.23. qc.mclcivl13

IRQ Level 13

Level bits for IRQs 104-111

5.23.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbcd
Length	32-bit
Privilege Mode	M

5.23.2. Format




Figure 23. qc.mclcivl13 format

5.23.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl13.IRQ104	3:0	RW	0
qc.mclcivl13.IRQ105	7:4	RW	0
qc.mclcivl13.IRQ106	11:8	RW	0
qc.mclcivl13.IRQ107	15:12	RW	0
qc.mclcivl13.IRQ108	19:16	RW	0
qc.mclcivl13.IRQ109	23:20	RW	0
qc.mclcivl13.IRQ110	27:24	RW	0
qc.mclcivl13.IRQ111	31:28	RW	0

5.23.4. Fields

IRQ104

Location
3:0

Description*IRQ104 level***Type***RW***Reset value***0***IRQ105****Location***7:4***Description***IRQ105 level***Type***RW***Reset value***0***IRQ106****Location***11:8***Description***IRQ106 level***Type***RW***Reset value***0***IRQ107****Location***15:12***Description***IRQ107 level*

Type*RW***Reset value**

0

IRQ108**Location***19:16***Description***IRQ108 level***Type***RW***Reset value**

0

IRQ109**Location***23:20***Description***IRQ109 level***Type***RW***Reset value**

0

IRQ110**Location***27:24***Description***IRQ110 level***Type***RW*

Reset value

0

IRQ111**Location**

31:28

Description*IRQ111 level***Type***RW***Reset value**

0

5.24. qc.mclcivl14

IRQ Level 14

Level bits for IRQs 112-119

5.24.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbce
Length	32-bit
Privilege Mode	M

5.24.2. Format




Figure 24. qc.mclcivl14 format

5.24.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl14.IRQ112	3:0	RW	0
qc.mclcivl14.IRQ113	7:4	RW	0
qc.mclcivl14.IRQ114	11:8	RW	0
qc.mclcivl14.IRQ115	15:12	RW	0
qc.mclcivl14.IRQ116	19:16	RW	0
qc.mclcivl14.IRQ117	23:20	RW	0
qc.mclcivl14.IRQ118	27:24	RW	0
qc.mclcivl14.IRQ119	31:28	RW	0

5.24.4. Fields

IRQ112

Location

3:0

Description*IRQ112 level***Type***RW***Reset value***0***IRQ113****Location***7:4***Description***IRQ113 level***Type***RW***Reset value***0***IRQ114****Location***11:8***Description***IRQ114 level***Type***RW***Reset value***0***IRQ115****Location***15:12***Description***IRQ115 level*

Type*RW***Reset value**

0

IRQ116**Location***19:16***Description***IRQ116 level***Type***RW***Reset value**

0

IRQ117**Location***23:20***Description***IRQ117 level***Type***RW***Reset value**

0

IRQ118**Location***27:24***Description***IRQ118 level***Type***RW*

Reset value

0

IRQ119**Location**

31:28

Description*IRQ119 level***Type***RW***Reset value**

0

5.25. qc.mclcivl15

IRQ Level 15

Level bits for IRQs 120-127

5.25.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbcf
Length	32-bit
Privilege Mode	M

5.25.2. Format




Figure 25. qc.mclcivl15 format

5.25.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl15.IRQ120	3:0	RW	0
qc.mclcivl15.IRQ121	7:4	RW	0
qc.mclcivl15.IRQ122	11:8	RW	0
qc.mclcivl15.IRQ123	15:12	RW	0
qc.mclcivl15.IRQ124	19:16	RW	0
qc.mclcivl15.IRQ125	23:20	RW	0
qc.mclcivl15.IRQ126	27:24	RW	0
qc.mclcivl15.IRQ127	31:28	RW	0

5.25.4. Fields

IRQ120

Location
3:0

Description*IRQ120 level***Type***RW***Reset value***0***IRQ121****Location***7:4***Description***IRQ121 level***Type***RW***Reset value***0***IRQ122****Location***11:8***Description***IRQ122 level***Type***RW***Reset value***0***IRQ123****Location***15:12***Description***IRQ123 level*

Type*RW***Reset value***0***IRQ124****Location***19:16***Description***IRQ124 level***Type***RW***Reset value***0***IRQ125****Location***23:20***Description***IRQ125 level***Type***RW***Reset value***0***IRQ126****Location***27:24***Description***IRQ126 level***Type***RW*

Reset value

0

IRQ127**Location**

31:28

Description*IRQ127 level***Type***RW***Reset value**

0

5.26. qc.mclcivl16

IRQ Level 16

Level bits for IRQs 128-135

5.26.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd0
Length	32-bit
Privilege Mode	M

5.26.2. Format




Figure 26. qc.mclcivl16 format

5.26.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl16.IRQ128	3:0	RW	0
qc.mclcivl16.IRQ129	7:4	RW	0
qc.mclcivl16.IRQ130	11:8	RW	0
qc.mclcivl16.IRQ131	15:12	RW	0
qc.mclcivl16.IRQ132	19:16	RW	0
qc.mclcivl16.IRQ133	23:20	RW	0
qc.mclcivl16.IRQ134	27:24	RW	0
qc.mclcivl16.IRQ135	31:28	RW	0

5.26.4. Fields

IRQ128

Location
3:0

Description*IRQ128 level***Type***RW***Reset value***0***IRQ129****Location***7:4***Description***IRQ129 level***Type***RW***Reset value***0***IRQ130****Location***11:8***Description***IRQ130 level***Type***RW***Reset value***0***IRQ131****Location***15:12***Description***IRQ131 level*

Type*RW***Reset value***0***IRQ132****Location***19:16***Description***IRQ132 level***Type***RW***Reset value***0***IRQ133****Location***23:20***Description***IRQ133 level***Type***RW***Reset value***0***IRQ134****Location***27:24***Description***IRQ134 level***Type***RW*

Reset value

0

IRQ135

Location

31:28

Description

IRQ135 level

Type

RW

Reset value

0

5.27. qc.mclcivl17

IRQ Level 17

Level bits for IRQs 136-143

5.27.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd1
Length	32-bit
Privilege Mode	M

5.27.2. Format




Figure 27. qc.mclcivl17 format

5.27.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl17.IRQ136	3:0	RW	0
qc.mclcivl17.IRQ137	7:4	RW	0
qc.mclcivl17.IRQ138	11:8	RW	0
qc.mclcivl17.IRQ139	15:12	RW	0
qc.mclcivl17.IRQ140	19:16	RW	0
qc.mclcivl17.IRQ141	23:20	RW	0
qc.mclcivl17.IRQ142	27:24	RW	0
qc.mclcivl17.IRQ143	31:28	RW	0

5.27.4. Fields

IRQ136

Location
3:0

Description*IRQ136 level***Type***RW***Reset value***0***IRQ137****Location***7:4***Description***IRQ137 level***Type***RW***Reset value***0***IRQ138****Location***11:8***Description***IRQ138 level***Type***RW***Reset value***0***IRQ139****Location***15:12***Description***IRQ139 level*

Type*RW***Reset value***0***IRQ140****Location***19:16***Description***IRQ140 level***Type***RW***Reset value***0***IRQ141****Location***23:20***Description***IRQ141 level***Type***RW***Reset value***0***IRQ142****Location***27:24***Description***IRQ142 level***Type***RW*

Reset value

0

IRQ143**Location**

31:28

Description*IRQ143 level***Type***RW***Reset value**

0

5.28. qc.mclcivl18

IRQ Level 18

Level bits for IRQs 144-151

5.28.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd2
Length	32-bit
Privilege Mode	M

5.28.2. Format




Figure 28. qc.mclcivl18 format

5.28.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl18.IRQ144	3:0	RW	0
qc.mclcivl18.IRQ145	7:4	RW	0
qc.mclcivl18.IRQ146	11:8	RW	0
qc.mclcivl18.IRQ147	15:12	RW	0
qc.mclcivl18.IRQ148	19:16	RW	0
qc.mclcivl18.IRQ149	23:20	RW	0
qc.mclcivl18.IRQ150	27:24	RW	0
qc.mclcivl18.IRQ151	31:28	RW	0

5.28.4. Fields

IRQ144

Location

3:0

Description*IRQ144 level***Type***RW***Reset value***0***IRQ145****Location***7:4***Description***IRQ145 level***Type***RW***Reset value***0***IRQ146****Location***11:8***Description***IRQ146 level***Type***RW***Reset value***0***IRQ147****Location***15:12***Description***IRQ147 level*

Type*RW***Reset value***0***IRQ148****Location***19:16***Description***IRQ148 level***Type***RW***Reset value***0***IRQ149****Location***23:20***Description***IRQ149 level***Type***RW***Reset value***0***IRQ150****Location***27:24***Description***IRQ150 level***Type***RW*

Reset value

0

IRQ151**Location**

31:28

Description*IRQ151 level***Type***RW***Reset value**

0

5.29. qc.mclcivl19

IRQ Level 19

Level bits for IRQs 152-159

5.29.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd3
Length	32-bit
Privilege Mode	M

5.29.2. Format




Figure 29. qc.mclcivl19 format

5.29.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl19.IRQ152	3:0	RW	0
qc.mclcivl19.IRQ153	7:4	RW	0
qc.mclcivl19.IRQ154	11:8	RW	0
qc.mclcivl19.IRQ155	15:12	RW	0
qc.mclcivl19.IRQ156	19:16	RW	0
qc.mclcivl19.IRQ157	23:20	RW	0
qc.mclcivl19.IRQ158	27:24	RW	0
qc.mclcivl19.IRQ159	31:28	RW	0

5.29.4. Fields

IRQ152

Location
3:0

Description*IRQ152 level***Type***RW***Reset value***0***IRQ153****Location***7:4***Description***IRQ153 level***Type***RW***Reset value***0***IRQ154****Location***11:8***Description***IRQ154 level***Type***RW***Reset value***0***IRQ155****Location***15:12***Description***IRQ155 level*

Type*RW***Reset value**

0

IRQ156**Location***19:16***Description***IRQ156 level***Type***RW***Reset value**

0

IRQ157**Location***23:20***Description***IRQ157 level***Type***RW***Reset value**

0

IRQ158**Location***27:24***Description***IRQ158 level***Type***RW*

Reset value

0

IRQ159**Location**

31:28

Description*IRQ159 level***Type***RW***Reset value**

0

5.30. qc.mclcivl20

IRQ Level 20

Level bits for IRQs 160-167

5.30.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd4
Length	32-bit
Privilege Mode	M

5.30.2. Format




Figure 30. qc.mclcivl20 format

5.30.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl20.IRQ160	3:0	RW	0
qc.mclcivl20.IRQ161	7:4	RW	0
qc.mclcivl20.IRQ162	11:8	RW	0
qc.mclcivl20.IRQ163	15:12	RW	0
qc.mclcivl20.IRQ164	19:16	RW	0
qc.mclcivl20.IRQ165	23:20	RW	0
qc.mclcivl20.IRQ166	27:24	RW	0
qc.mclcivl20.IRQ167	31:28	RW	0

5.30.4. Fields

IRQ160

Location

3:0

Description*IRQ160 level***Type***RW***Reset value***0***IRQ161****Location***7:4***Description***IRQ161 level***Type***RW***Reset value***0***IRQ162****Location***11:8***Description***IRQ162 level***Type***RW***Reset value***0***IRQ163****Location***15:12***Description***IRQ163 level*

Type*RW***Reset value***0***IRQ164****Location***19:16***Description***IRQ164 level***Type***RW***Reset value***0***IRQ165****Location***23:20***Description***IRQ165 level***Type***RW***Reset value***0***IRQ166****Location***27:24***Description***IRQ166 level***Type***RW*

Reset value

0

IRQ167

Location

31:28

Description

IRQ167 level

Type

RW

Reset value

0

5.31. qc.mclcivl21

IRQ Level 21

Level bits for IRQs 168-175

5.31.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd5
Length	32-bit
Privilege Mode	M

5.31.2. Format




Figure 31. qc.mclcivl21 format

5.31.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl21.IRQ168	3:0	RW	0
qc.mclcivl21.IRQ169	7:4	RW	0
qc.mclcivl21.IRQ170	11:8	RW	0
qc.mclcivl21.IRQ171	15:12	RW	0
qc.mclcivl21.IRQ172	19:16	RW	0
qc.mclcivl21.IRQ173	23:20	RW	0
qc.mclcivl21.IRQ174	27:24	RW	0
qc.mclcivl21.IRQ175	31:28	RW	0

5.31.4. Fields

IRQ168

Location
3:0

Description*IRQ168 level***Type***RW***Reset value***0***IRQ169****Location***7:4***Description***IRQ169 level***Type***RW***Reset value***0***IRQ170****Location***11:8***Description***IRQ170 level***Type***RW***Reset value***0***IRQ171****Location***15:12***Description***IRQ171 level*

Type*RW***Reset value***0***IRQ172****Location***19:16***Description***IRQ172 level***Type***RW***Reset value***0***IRQ173****Location***23:20***Description***IRQ173 level***Type***RW***Reset value***0***IRQ174****Location***27:24***Description***IRQ174 level***Type***RW*

Reset value

0

IRQ175**Location**

31:28

Description*IRQ175 level***Type***RW***Reset value**

0

5.32. qc.mclcivl22

IRQ Level 22

Level bits for IRQs 176-183

5.32.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd6
Length	32-bit
Privilege Mode	M

5.32.2. Format




Figure 32. qc.mclcivl22 format

5.32.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl22.IRQ176	3:0	RW	0
qc.mclcivl22.IRQ177	7:4	RW	0
qc.mclcivl22.IRQ178	11:8	RW	0
qc.mclcivl22.IRQ179	15:12	RW	0
qc.mclcivl22.IRQ180	19:16	RW	0
qc.mclcivl22.IRQ181	23:20	RW	0
qc.mclcivl22.IRQ182	27:24	RW	0
qc.mclcivl22.IRQ183	31:28	RW	0

5.32.4. Fields

IRQ176

Location
3:0

Description*IRQ176 level***Type***RW***Reset value***0***IRQ177****Location***7:4***Description***IRQ177 level***Type***RW***Reset value***0***IRQ178****Location***11:8***Description***IRQ178 level***Type***RW***Reset value***0***IRQ179****Location***15:12***Description***IRQ179 level*

Type*RW***Reset value***0***IRQ180****Location***19:16***Description***IRQ180 level***Type***RW***Reset value***0***IRQ181****Location***23:20***Description***IRQ181 level***Type***RW***Reset value***0***IRQ182****Location***27:24***Description***IRQ182 level***Type***RW*

Reset value

0

IRQ183**Location**

31:28

Description*IRQ183 level***Type***RW***Reset value**

0

5.33. qc.mclcivl23

IRQ Level 23

Level bits for IRQs 184-191

5.33.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd7
Length	32-bit
Privilege Mode	M

5.33.2. Format




Figure 33. qc.mclcivl23 format

5.33.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl23.IRQ184	3:0	RW	0
qc.mclcivl23.IRQ185	7:4	RW	0
qc.mclcivl23.IRQ186	11:8	RW	0
qc.mclcivl23.IRQ187	15:12	RW	0
qc.mclcivl23.IRQ188	19:16	RW	0
qc.mclcivl23.IRQ189	23:20	RW	0
qc.mclcivl23.IRQ190	27:24	RW	0
qc.mclcivl23.IRQ191	31:28	RW	0

5.33.4. Fields

IRQ184

Location
3:0

Description*IRQ184 level***Type***RW***Reset value***0***IRQ185****Location***7:4***Description***IRQ185 level***Type***RW***Reset value***0***IRQ186****Location***11:8***Description***IRQ186 level***Type***RW***Reset value***0***IRQ187****Location***15:12***Description***IRQ187 level*

Type
<i>RW</i>
Reset value
<i>0</i>

IRQ188

Location
<i>19:16</i>
Description
<i>IRQ188 level</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ189

Location
<i>23:20</i>
Description
<i>IRQ189 level</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ190

Location
<i>27:24</i>
Description
<i>IRQ190 level</i>
Type
<i>RW</i>

Reset value

0

IRQ191**Location**

31:28

Description*IRQ191 level***Type***RW***Reset value**

0

5.34. qc.mclivil24

IRQ Level 24

Level bits for IRQs 192-199

5.34.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd8
Length	32-bit
Privilege Mode	M

5.34.2. Format




Figure 34. qc.mclivil24 format

5.34.3. Field Summary

Name	Location	Type	Reset Value
qc.mclivil24.IRQ192	3:0	RW	0
qc.mclivil24.IRQ193	7:4	RW	0
qc.mclivil24.IRQ194	11:8	RW	0
qc.mclivil24.IRQ195	15:12	RW	0
qc.mclivil24.IRQ196	19:16	RW	0
qc.mclivil24.IRQ197	23:20	RW	0
qc.mclivil24.IRQ198	27:24	RW	0
qc.mclivil24.IRQ199	31:28	RW	0

5.34.4. Fields

IRQ192

Location
3:0

Description*IRQ192 level***Type***RW***Reset value***0***IRQ193****Location***7:4***Description***IRQ193 level***Type***RW***Reset value***0***IRQ194****Location***11:8***Description***IRQ194 level***Type***RW***Reset value***0***IRQ195****Location***15:12***Description***IRQ195 level*

Type
<i>RW</i>
Reset value
<i>0</i>

IRQ196

Location
<i>19:16</i>
Description
<i>IRQ196 level</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ197

Location
<i>23:20</i>
Description
<i>IRQ197 level</i>
Type
<i>RW</i>
Reset value
<i>0</i>

IRQ198

Location
<i>27:24</i>
Description
<i>IRQ198 level</i>
Type
<i>RW</i>

Reset value

0

IRQ199

Location

31:28

Description

IRQ199 level

Type

RW

Reset value

0

5.35. qc.mclivil25

IRQ Level 25

Level bits for IRQs 200-207

5.35.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbd9
Length	32-bit
Privilege Mode	M

5.35.2. Format




Figure 35. qc.mclivil25 format

5.35.3. Field Summary

Name	Location	Type	Reset Value
qc.mclivil25.IRQ200	3:0	RW	0
qc.mclivil25.IRQ201	7:4	RW	0
qc.mclivil25.IRQ202	11:8	RW	0
qc.mclivil25.IRQ203	15:12	RW	0
qc.mclivil25.IRQ204	19:16	RW	0
qc.mclivil25.IRQ205	23:20	RW	0
qc.mclivil25.IRQ206	27:24	RW	0
qc.mclivil25.IRQ207	31:28	RW	0

5.35.4. Fields

IRQ200

Location

3:0

Description*IRQ200 level***Type***RW***Reset value***0***IRQ201****Location***7:4***Description***IRQ201 level***Type***RW***Reset value***0***IRQ202****Location***11:8***Description***IRQ202 level***Type***RW***Reset value***0***IRQ203****Location***15:12***Description***IRQ203 level*

Type*RW***Reset value**

0

IRQ204**Location***19:16***Description***IRQ204 level***Type***RW***Reset value**

0

IRQ205**Location***23:20***Description***IRQ205 level***Type***RW***Reset value**

0

IRQ206**Location***27:24***Description***IRQ206 level***Type***RW*

Reset value

0

IRQ207

Location

31:28

Description

IRQ207 level

Type

RW

Reset value

0

5.36. qc.mclcivl26

IRQ Level 26

Level bits for IRQs 208-215

5.36.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbda
Length	32-bit
Privilege Mode	M

5.36.2. Format




Figure 36. qc.mclcivl26 format

5.36.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl26.IRQ208	3:0	RW	0
qc.mclcivl26.IRQ209	7:4	RW	0
qc.mclcivl26.IRQ210	11:8	RW	0
qc.mclcivl26.IRQ211	15:12	RW	0
qc.mclcivl26.IRQ212	19:16	RW	0
qc.mclcivl26.IRQ213	23:20	RW	0
qc.mclcivl26.IRQ214	27:24	RW	0
qc.mclcivl26.IRQ215	31:28	RW	0

5.36.4. Fields

IRQ208

Location
3:0

Description*IRQ208 level***Type***RW***Reset value***0***IRQ209****Location***7:4***Description***IRQ209 level***Type***RW***Reset value***0***IRQ210****Location***11:8***Description***IRQ210 level***Type***RW***Reset value***0***IRQ211****Location***15:12***Description***IRQ211 level*

Type*RW***Reset value***0***IRQ212****Location***19:16***Description***IRQ212 level***Type***RW***Reset value***0***IRQ213****Location***23:20***Description***IRQ213 level***Type***RW***Reset value***0***IRQ214****Location***27:24***Description***IRQ214 level***Type***RW*

Reset value

0

IRQ215

Location

31:28

Description

IRQ215 level

Type

RW

Reset value

0

5.37. qc.mclcivl27

IRQ Level 27

Level bits for IRQs 216-223

5.37.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbdb
Length	32-bit
Privilege Mode	M

5.37.2. Format




Figure 37. qc.mclcivl27 format

5.37.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl27.IRQ216	3:0	RW	0
qc.mclcivl27.IRQ217	7:4	RW	0
qc.mclcivl27.IRQ218	11:8	RW	0
qc.mclcivl27.IRQ219	15:12	RW	0
qc.mclcivl27.IRQ220	19:16	RW	0
qc.mclcivl27.IRQ221	23:20	RW	0
qc.mclcivl27.IRQ222	27:24	RW	0
qc.mclcivl27.IRQ223	31:28	RW	0

5.37.4. Fields

IRQ216

Location
3:0

Description*IRQ216 level***Type***RW***Reset value**

0

IRQ217**Location***7:4***Description***IRQ217 level***Type***RW***Reset value**

0

IRQ218**Location***11:8***Description***IRQ218 level***Type***RW***Reset value**

0

IRQ219**Location***15:12***Description***IRQ219 level*

Type*RW***Reset value***0***IRQ220****Location***19:16***Description***IRQ220 level***Type***RW***Reset value***0***IRQ221****Location***23:20***Description***IRQ221 level***Type***RW***Reset value***0***IRQ222****Location***27:24***Description***IRQ222 level***Type***RW*

Reset value

0

IRQ223**Location**

31:28

Description*IRQ223 level***Type***RW***Reset value**

0

5.38. qc.mclcivl28

IRQ Level 28

Level bits for IRQs 224-231

5.38.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbdc
Length	32-bit
Privilege Mode	M

5.38.2. Format




Figure 38. qc.mclcivl28 format

5.38.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl28.IRQ224	3:0	RW	0
qc.mclcivl28.IRQ225	7:4	RW	0
qc.mclcivl28.IRQ226	11:8	RW	0
qc.mclcivl28.IRQ227	15:12	RW	0
qc.mclcivl28.IRQ228	19:16	RW	0
qc.mclcivl28.IRQ229	23:20	RW	0
qc.mclcivl28.IRQ230	27:24	RW	0
qc.mclcivl28.IRQ231	31:28	RW	0

5.38.4. Fields

IRQ224

Location
3:0

Description*IRQ224 level***Type***RW***Reset value***0***IRQ225****Location***7:4***Description***IRQ225 level***Type***RW***Reset value***0***IRQ226****Location***11:8***Description***IRQ226 level***Type***RW***Reset value***0***IRQ227****Location***15:12***Description***IRQ227 level*

Type*RW***Reset value***0***IRQ228****Location***19:16***Description***IRQ228 level***Type***RW***Reset value***0***IRQ229****Location***23:20***Description***IRQ229 level***Type***RW***Reset value***0***IRQ230****Location***27:24***Description***IRQ230 level***Type***RW*

Reset value

0

IRQ231

Location

31:28

Description

IRQ231 level

Type

RW

Reset value

0

5.39. qc.mclcivl29

IRQ Level 29

Level bits for IRQs 232-239

5.39.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbdd
Length	32-bit
Privilege Mode	M

5.39.2. Format




Figure 39. qc.mclcivl29 format

5.39.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl29.IRQ232	3:0	RW	0
qc.mclcivl29.IRQ233	7:4	RW	0
qc.mclcivl29.IRQ234	11:8	RW	0
qc.mclcivl29.IRQ235	15:12	RW	0
qc.mclcivl29.IRQ236	19:16	RW	0
qc.mclcivl29.IRQ237	23:20	RW	0
qc.mclcivl29.IRQ238	27:24	RW	0
qc.mclcivl29.IRQ239	31:28	RW	0

5.39.4. Fields

IRQ232

Location
3:0

Description*IRQ232 level***Type***RW***Reset value***0***IRQ233****Location***7:4***Description***IRQ233 level***Type***RW***Reset value***0***IRQ234****Location***11:8***Description***IRQ234 level***Type***RW***Reset value***0***IRQ235****Location***15:12***Description***IRQ235 level*

Type*RW***Reset value***0***IRQ236****Location***19:16***Description***IRQ236 level***Type***RW***Reset value***0***IRQ237****Location***23:20***Description***IRQ237 level***Type***RW***Reset value***0***IRQ238****Location***27:24***Description***IRQ238 level***Type***RW*

Reset value

0

IRQ239

Location

31:28

Description

IRQ239 level

Type

RW

Reset value

0

5.40. qc.mclivil30

IRQ Level 30

Level bits for IRQs 240-247

5.40.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbde
Length	32-bit
Privilege Mode	M

5.40.2. Format




Figure 40. qc.mclivil30 format

5.40.3. Field Summary

Name	Location	Type	Reset Value
qc.mclivil30.IRQ240	3:0	RW	0
qc.mclivil30.IRQ241	7:4	RW	0
qc.mclivil30.IRQ242	11:8	RW	0
qc.mclivil30.IRQ243	15:12	RW	0
qc.mclivil30.IRQ244	19:16	RW	0
qc.mclivil30.IRQ245	23:20	RW	0
qc.mclivil30.IRQ246	27:24	RW	0
qc.mclivil30.IRQ247	31:28	RW	0

5.40.4. Fields

IRQ240

Location

3:0

Description*IRQ240 level***Type***RW***Reset value***0***IRQ241****Location***7:4***Description***IRQ241 level***Type***RW***Reset value***0***IRQ242****Location***11:8***Description***IRQ242 level***Type***RW***Reset value***0***IRQ243****Location***15:12***Description***IRQ243 level*

Type*RW***Reset value***0***IRQ244****Location***19:16***Description***IRQ244 level***Type***RW***Reset value***0***IRQ245****Location***23:20***Description***IRQ245 level***Type***RW***Reset value***0***IRQ246****Location***27:24***Description***IRQ246 level***Type***RW*

Reset value

0

IRQ247**Location**

31:28

Description*IRQ247 level***Type***RW***Reset value**

0

5.41. qc.mclcivl31

IRQ Level 31

Level bits for IRQs 248-255

5.41.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0xbdf
Length	32-bit
Privilege Mode	M

5.41.2. Format




Figure 41. qc.mclcivl31 format

5.41.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcivl31.IRQ248	3:0	RW	0
qc.mclcivl31.IRQ249	7:4	RW	0
qc.mclcivl31.IRQ250	11:8	RW	0
qc.mclcivl31.IRQ251	15:12	RW	0
qc.mclcivl31.IRQ252	19:16	RW	0
qc.mclcivl31.IRQ253	23:20	RW	0
qc.mclcivl31.IRQ254	27:24	RW	0
qc.mclcivl31.IRQ255	31:28	RW	0

5.41.4. Fields

IRQ248

Location
3:0

Description*IRQ248 level***Type***RW***Reset value***0***IRQ249****Location***7:4***Description***IRQ249 level***Type***RW***Reset value***0***IRQ250****Location***11:8***Description***IRQ250 level***Type***RW***Reset value***0***IRQ251****Location***15:12***Description***IRQ251 level*

Type*RW***Reset value***0***IRQ252****Location***19:16***Description***IRQ252 level***Type***RW***Reset value***0***IRQ253****Location***23:20***Description***IRQ253 level***Type***RW***Reset value***0***IRQ254****Location***27:24***Description***IRQ254 level***Type***RW*

Reset value

0

IRQ255**Location**

31:28

Description*IRQ255 level***Type***RW***Reset value**

0

5.42. qc.mclicip0

IRQ Pending 0

Pending bits for IRQs 0-31

5.42.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f0
Length	32-bit
Privilege Mode	M

5.42.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ31	IRQ30	IRQ29	IRQ28	IRQ27	IRQ26	IRQ25	IRQ24	IRQ23	IRQ22	IRQ21	IRQ20	IRQ19	IRQ18	IRQ17	IRQ16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0

Figure 42. qc.mclicip0 format

5.42.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip0.IRQ0	0	RW	0
qc.mclicip0.IRQ1	1	RW	0
qc.mclicip0.IRQ2	2	RW	0
qc.mclicip0.IRQ3	3	RW	0
qc.mclicip0.IRQ4	4	RW	0
qc.mclicip0.IRQ5	5	RW	0
qc.mclicip0.IRQ6	6	RW	0
qc.mclicip0.IRQ7	7	RW	0
qc.mclicip0.IRQ8	8	RW	0
qc.mclicip0.IRQ9	9	RW	0
qc.mclicip0.IRQ10	10	RW	0
qc.mclicip0.IRQ11	11	RW	0
qc.mclicip0.IRQ12	12	RW	0
qc.mclicip0.IRQ13	13	RW	0
qc.mclicip0.IRQ14	14	RW	0

Name	Location	Type	Reset Value
qc.mclicip0.IRQ15	15	RW	0
qc.mclicip0.IRQ16	16	RW	0
qc.mclicip0.IRQ17	17	RW	0
qc.mclicip0.IRQ18	18	RW	0
qc.mclicip0.IRQ19	19	RW	0
qc.mclicip0.IRQ20	20	RW	0
qc.mclicip0.IRQ21	21	RW	0
qc.mclicip0.IRQ22	22	RW	0
qc.mclicip0.IRQ23	23	RW	0
qc.mclicip0.IRQ24	24	RW	0
qc.mclicip0.IRQ25	25	RW	0
qc.mclicip0.IRQ26	26	RW	0
qc.mclicip0.IRQ27	27	RW	0
qc.mclicip0.IRQ28	28	RW	0
qc.mclicip0.IRQ29	29	RW	0
qc.mclicip0.IRQ30	30	RW	0
qc.mclicip0.IRQ31	31	RW	0

5.42.4. Fields

IRQ0

Location

0

Description

IRQ0 pending

Type

RW

Reset value

0

IRQ1

Location

1

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ2**Location**

2

Description*IRQ2 pending***Type***RW***Reset value**

0

IRQ3**Location**

3

Description*IRQ3 pending***Type***RW***Reset value**

0

IRQ4**Location**

4

Description*IRQ4 pending*

Type*RW***Reset value**

0

IRQ5**Location**

5

Description*IRQ5 pending***Type***RW***Reset value**

0

IRQ6**Location**

6

Description*IRQ6 pending***Type***RW***Reset value**

0

IRQ7**Location**

7

Description*IRQ7 pending***Type***RW*

Reset value
0

IRQ8

Location
8
Description
<i>IRQ8 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ9

Location
9
Description
<i>IRQ9 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ10

Location
10
Description
<i>IRQ10 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ11**Location***11***Description***IRQ11 pending***Type***RW***Reset value***0***IRQ12****Location***12***Description***IRQ12 pending***Type***RW***Reset value***0***IRQ13****Location***13***Description***IRQ13 pending***Type***RW***Reset value***0*

IRQ14

Location
14
Description
IRQ14 pending
Type
RW
Reset value
0

IRQ15

Location
15
Description
IRQ15 pending
Type
RW
Reset value
0

IRQ16

Location
16
Description
IRQ16 pending
Type
RW
Reset value
0

IRQ17**Location***17***Description***IRQ17 pending***Type***RW***Reset value***0***IRQ18****Location***18***Description***IRQ18 pending***Type***RW***Reset value***0***IRQ19****Location***19***Description***IRQ19 pending***Type***RW***Reset value***0*

IRQ20

Location
20
Description
<i>IRQ20 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ21

Location
21
Description
<i>IRQ21 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ22

Location
22
Description
<i>IRQ22 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ23**Location***23***Description***IRQ23 pending***Type***RW***Reset value***0***IRQ24****Location***24***Description***IRQ24 pending***Type***RW***Reset value***0***IRQ25****Location***25***Description***IRQ25 pending***Type***RW***Reset value***0*

IRQ26

Location
26
Description
<i>IRQ26 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ27

Location
27
Description
<i>IRQ27 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ28

Location
28
Description
<i>IRQ28 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ29**Location***29***Description***IRQ29 pending***Type***RW***Reset value***0***IRQ30****Location***30***Description***IRQ30 pending***Type***RW***Reset value***0***IRQ31****Location***31***Description***IRQ31 pending***Type***RW***Reset value***0*

5.43. qc.mclicip1

IRQ Pending 1

Pending bits for IRQs 32-63

5.43.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f1
Length	32-bit
Privilege Mode	M

5.43.2. Format




Figure 43. qc.mclicip1 format

5.43.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip1.IRQ32	0	RW	0
qc.mclicip1.IRQ33	1	RW	0
qc.mclicip1.IRQ34	2	RW	0
qc.mclicip1.IRQ35	3	RW	0
qc.mclicip1.IRQ36	4	RW	0
qc.mclicip1.IRQ37	5	RW	0
qc.mclicip1.IRQ38	6	RW	0
qc.mclicip1.IRQ39	7	RW	0
qc.mclicip1.IRQ40	8	RW	0
qc.mclicip1.IRQ41	9	RW	0
qc.mclicip1.IRQ42	10	RW	0
qc.mclicip1.IRQ43	11	RW	0
qc.mclicip1.IRQ44	12	RW	0
qc.mclicip1.IRQ45	13	RW	0
qc.mclicip1.IRQ46	14	RW	0

Name	Location	Type	Reset Value
qc.mclicip1.IRQ47	15	RW	0
qc.mclicip1.IRQ48	16	RW	0
qc.mclicip1.IRQ49	17	RW	0
qc.mclicip1.IRQ50	18	RW	0
qc.mclicip1.IRQ51	19	RW	0
qc.mclicip1.IRQ52	20	RW	0
qc.mclicip1.IRQ53	21	RW	0
qc.mclicip1.IRQ54	22	RW	0
qc.mclicip1.IRQ55	23	RW	0
qc.mclicip1.IRQ56	24	RW	0
qc.mclicip1.IRQ57	25	RW	0
qc.mclicip1.IRQ58	26	RW	0
qc.mclicip1.IRQ59	27	RW	0
qc.mclicip1.IRQ60	28	RW	0
qc.mclicip1.IRQ61	29	RW	0
qc.mclicip1.IRQ62	30	RW	0
qc.mclicip1.IRQ63	31	RW	0

5.43.4. Fields

IRQ32

Location

0

Description

IRQ32 pending

Type

RW

Reset value

0

IRQ33

Location

1

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ34**Location**

2

Description*IRQ34 pending***Type***RW***Reset value**

0

IRQ35**Location**

3

Description*IRQ35 pending***Type***RW***Reset value**

0

IRQ36**Location**

4

Description*IRQ36 pending*

Type*RW***Reset value**

0

IRQ37**Location**

5

Description*IRQ37 pending***Type***RW***Reset value**

0

IRQ38**Location**

6

Description*IRQ38 pending***Type***RW***Reset value**

0

IRQ39**Location**

7

Description*IRQ39 pending***Type***RW*

Reset value

0

IRQ40**Location**

8

Description*IRQ40 pending***Type***RW***Reset value**

0

IRQ41**Location**

9

Description*IRQ41 pending***Type***RW***Reset value**

0

IRQ42**Location**

10

Description*IRQ42 pending***Type***RW***Reset value**

0

IRQ43**Location***11***Description***IRQ43 pending***Type***RW***Reset value***0***IRQ44****Location***12***Description***IRQ44 pending***Type***RW***Reset value***0***IRQ45****Location***13***Description***IRQ45 pending***Type***RW***Reset value***0*

IRQ46**Location***14***Description***IRQ46 pending***Type***RW***Reset value***0***IRQ47****Location***15***Description***IRQ47 pending***Type***RW***Reset value***0***IRQ48****Location***16***Description***IRQ48 pending***Type***RW***Reset value***0*

IRQ49**Location***17***Description***IRQ49 pending***Type***RW***Reset value***0***IRQ50****Location***18***Description***IRQ50 pending***Type***RW***Reset value***0***IRQ51****Location***19***Description***IRQ51 pending***Type***RW***Reset value***0*

IRQ52**Location**

20

Description*IRQ52 pending***Type***RW***Reset value**

0

IRQ53**Location**

21

Description*IRQ53 pending***Type***RW***Reset value**

0

IRQ54**Location**

22

Description*IRQ54 pending***Type***RW***Reset value**

0

IRQ55**Location***23***Description***IRQ55 pending***Type***RW***Reset value***0***IRQ56****Location***24***Description***IRQ56 pending***Type***RW***Reset value***0***IRQ57****Location***25***Description***IRQ57 pending***Type***RW***Reset value***0*

IRQ58**Location**

26

Description*IRQ58 pending***Type***RW***Reset value**

0

IRQ59**Location**

27

Description*IRQ59 pending***Type***RW***Reset value**

0

IRQ60**Location**

28

Description*IRQ60 pending***Type***RW***Reset value**

0

IRQ61**Location**

29

Description*IRQ61 pending***Type***RW***Reset value**

0

IRQ62**Location**

30

Description*IRQ62 pending***Type***RW***Reset value**

0

IRQ63**Location**

31

Description*IRQ63 pending***Type***RW***Reset value**

0

5.44. qc.mclicip2

IRQ Pending 2

Pending bits for IRQs 64-95

5.44.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f2
Length	32-bit
Privilege Mode	M

5.44.2. Format




Figure 44. qc.mclicip2 format

5.44.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip2.IRQ64	0	RW	0
qc.mclicip2.IRQ65	1	RW	0
qc.mclicip2.IRQ66	2	RW	0
qc.mclicip2.IRQ67	3	RW	0
qc.mclicip2.IRQ68	4	RW	0
qc.mclicip2.IRQ69	5	RW	0
qc.mclicip2.IRQ70	6	RW	0
qc.mclicip2.IRQ71	7	RW	0
qc.mclicip2.IRQ72	8	RW	0
qc.mclicip2.IRQ73	9	RW	0
qc.mclicip2.IRQ74	10	RW	0
qc.mclicip2.IRQ75	11	RW	0
qc.mclicip2.IRQ76	12	RW	0
qc.mclicip2.IRQ77	13	RW	0
qc.mclicip2.IRQ78	14	RW	0

Name	Location	Type	Reset Value
qc.mclicip2.IRQ79	15	RW	0
qc.mclicip2.IRQ80	16	RW	0
qc.mclicip2.IRQ81	17	RW	0
qc.mclicip2.IRQ82	18	RW	0
qc.mclicip2.IRQ83	19	RW	0
qc.mclicip2.IRQ84	20	RW	0
qc.mclicip2.IRQ85	21	RW	0
qc.mclicip2.IRQ86	22	RW	0
qc.mclicip2.IRQ87	23	RW	0
qc.mclicip2.IRQ88	24	RW	0
qc.mclicip2.IRQ89	25	RW	0
qc.mclicip2.IRQ90	26	RW	0
qc.mclicip2.IRQ91	27	RW	0
qc.mclicip2.IRQ92	28	RW	0
qc.mclicip2.IRQ93	29	RW	0
qc.mclicip2.IRQ94	30	RW	0
qc.mclicip2.IRQ95	31	RW	0

5.44.4. Fields

IRQ64

Location

0

Description

IRQ64 pending

Type

RW

Reset value

0

IRQ65

Location

1

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ66**Location**

2

Description*IRQ66 pending***Type***RW***Reset value**

0

IRQ67**Location**

3

Description*IRQ67 pending***Type***RW***Reset value**

0

IRQ68**Location**

4

Description*IRQ68 pending*

Type*RW***Reset value***0***IRQ69****Location***5***Description***IRQ69 pending***Type***RW***Reset value***0***IRQ70****Location***6***Description***IRQ70 pending***Type***RW***Reset value***0***IRQ71****Location***7***Description***IRQ71 pending***Type***RW*

Reset value

0

IRQ72**Location**

8

Description*IRQ72 pending***Type***RW***Reset value**

0

IRQ73**Location**

9

Description*IRQ73 pending***Type***RW***Reset value**

0

IRQ74**Location**

10

Description*IRQ74 pending***Type***RW***Reset value**

0

IRQ75**Location***11***Description***IRQ75 pending***Type***RW***Reset value***0***IRQ76****Location***12***Description***IRQ76 pending***Type***RW***Reset value***0***IRQ77****Location***13***Description***IRQ77 pending***Type***RW***Reset value***0*

IRQ78**Location***14***Description***IRQ78 pending***Type***RW***Reset value***0***IRQ79****Location***15***Description***IRQ79 pending***Type***RW***Reset value***0***IRQ80****Location***16***Description***IRQ80 pending***Type***RW***Reset value***0*

IRQ81**Location***17***Description***IRQ81 pending***Type***RW***Reset value***0***IRQ82****Location***18***Description***IRQ82 pending***Type***RW***Reset value***0***IRQ83****Location***19***Description***IRQ83 pending***Type***RW***Reset value***0*

IRQ84**Location**

20

Description*IRQ84 pending***Type***RW***Reset value**

0

IRQ85**Location**

21

Description*IRQ85 pending***Type***RW***Reset value**

0

IRQ86**Location**

22

Description*IRQ86 pending***Type***RW***Reset value**

0

IRQ87**Location**

23

Description*IRQ87 pending***Type***RW***Reset value**

0

IRQ88**Location**

24

Description*IRQ88 pending***Type***RW***Reset value**

0

IRQ89**Location**

25

Description*IRQ89 pending***Type***RW***Reset value**

0

IRQ90**Location**

26

Description*IRQ90 pending***Type***RW***Reset value**

0

IRQ91**Location**

27

Description*IRQ91 pending***Type***RW***Reset value**

0

IRQ92**Location**

28

Description*IRQ92 pending***Type***RW***Reset value**

0

IRQ93**Location***29***Description***IRQ93 pending***Type***RW***Reset value***0***IRQ94****Location***30***Description***IRQ94 pending***Type***RW***Reset value***0***IRQ95****Location***31***Description***IRQ95 pending***Type***RW***Reset value***0*

5.45. qc.mclcip3

IRQ Pending 3

Pending bits for IRQs 96-127

5.45.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f3
Length	32-bit
Privilege Mode	M

5.45.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ127	IRQ126	IRQ125	IRQ124	IRQ123	IRQ122	IRQ121	IRQ120	IRQ119	IRQ118	IRQ117	IRQ116	IRQ115	IRQ114	IRQ113	IRQ112
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ111	IRQ110	IRQ109	IRQ108	IRQ107	IRQ106	IRQ105	IRQ104	IRQ103	IRQ102	IRQ101	IRQ100	IRQ99	IRQ98	IRQ97	IRQ96

Figure 45. qc.mclcip3 format

5.45.3. Field Summary

Name	Location	Type	Reset Value
qc.mclcip3.IRQ96	0	RW	0
qc.mclcip3.IRQ97	1	RW	0
qc.mclcip3.IRQ98	2	RW	0
qc.mclcip3.IRQ99	3	RW	0
qc.mclcip3.IRQ100	4	RW	0
qc.mclcip3.IRQ101	5	RW	0
qc.mclcip3.IRQ102	6	RW	0
qc.mclcip3.IRQ103	7	RW	0
qc.mclcip3.IRQ104	8	RW	0
qc.mclcip3.IRQ105	9	RW	0
qc.mclcip3.IRQ106	10	RW	0
qc.mclcip3.IRQ107	11	RW	0
qc.mclcip3.IRQ108	12	RW	0
qc.mclcip3.IRQ109	13	RW	0
qc.mclcip3.IRQ110	14	RW	0

Name	Location	Type	Reset Value
qc.mclcip3.IRQ111	15	RW	0
qc.mclcip3.IRQ112	16	RW	0
qc.mclcip3.IRQ113	17	RW	0
qc.mclcip3.IRQ114	18	RW	0
qc.mclcip3.IRQ115	19	RW	0
qc.mclcip3.IRQ116	20	RW	0
qc.mclcip3.IRQ117	21	RW	0
qc.mclcip3.IRQ118	22	RW	0
qc.mclcip3.IRQ119	23	RW	0
qc.mclcip3.IRQ120	24	RW	0
qc.mclcip3.IRQ121	25	RW	0
qc.mclcip3.IRQ122	26	RW	0
qc.mclcip3.IRQ123	27	RW	0
qc.mclcip3.IRQ124	28	RW	0
qc.mclcip3.IRQ125	29	RW	0
qc.mclcip3.IRQ126	30	RW	0
qc.mclcip3.IRQ127	31	RW	0

5.45.4. Fields

IRQ96

Location

0

Description

IRQ96 pending

Type

RW

Reset value

0

IRQ97

Location

1

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ98**Location**

2

Description*IRQ98 pending***Type***RW***Reset value**

0

IRQ99**Location**

3

Description*IRQ99 pending***Type***RW***Reset value**

0

IRQ100**Location**

4

Description*IRQ100 pending*

Type*RW***Reset value***0***IRQ101****Location***5***Description***IRQ101 pending***Type***RW***Reset value***0***IRQ102****Location***6***Description***IRQ102 pending***Type***RW***Reset value***0***IRQ103****Location***7***Description***IRQ103 pending***Type***RW*

Reset value
0

IRQ104

Location
8
Description
<i>IRQ104 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ105

Location
9
Description
<i>IRQ105 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ106

Location
10
Description
<i>IRQ106 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ107**Location***11***Description***IRQ107 pending***Type***RW***Reset value***0***IRQ108****Location***12***Description***IRQ108 pending***Type***RW***Reset value***0***IRQ109****Location***13***Description***IRQ109 pending***Type***RW***Reset value***0*

IRQ110**Location***14***Description***IRQ110 pending***Type***RW***Reset value***0***IRQ111****Location***15***Description***IRQ111 pending***Type***RW***Reset value***0***IRQ112****Location***16***Description***IRQ112 pending***Type***RW***Reset value***0*

IRQ113**Location***17***Description***IRQ113 pending***Type***RW***Reset value***0***IRQ114****Location***18***Description***IRQ114 pending***Type***RW***Reset value***0***IRQ115****Location***19***Description***IRQ115 pending***Type***RW***Reset value***0*

IRQ116**Location**

20

Description*IRQ116 pending***Type***RW***Reset value**

0

IRQ117**Location**

21

Description*IRQ117 pending***Type***RW***Reset value**

0

IRQ118**Location**

22

Description*IRQ118 pending***Type***RW***Reset value**

0

IRQ119**Location**

23

Description*IRQ119 pending***Type***RW***Reset value**

0

IRQ120**Location**

24

Description*IRQ120 pending***Type***RW***Reset value**

0

IRQ121**Location**

25

Description*IRQ121 pending***Type***RW***Reset value**

0

IRQ122**Location**

26

Description*IRQ122 pending***Type***RW***Reset value**

0

IRQ123**Location**

27

Description*IRQ123 pending***Type***RW***Reset value**

0

IRQ124**Location**

28

Description*IRQ124 pending***Type***RW***Reset value**

0

IRQ125**Location***29***Description***IRQ125 pending***Type***RW***Reset value***0***IRQ126****Location***30***Description***IRQ126 pending***Type***RW***Reset value***0***IRQ127****Location***31***Description***IRQ127 pending***Type***RW***Reset value***0*

5.46. qc.mclicip4

IRQ Pending 4

Pending bits for IRQs 128-159

5.46.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f4
Length	32-bit
Privilege Mode	M

5.46.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ159	IRQ158	IRQ157	IRQ156	IRQ155	IRQ154	IRQ153	IRQ152	IRQ151	IRQ150	IRQ149	IRQ148	IRQ147	IRQ146	IRQ145	IRQ144
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ143	IRQ142	IRQ141	IRQ140	IRQ139	IRQ138	IRQ137	IRQ136	IRQ135	IRQ134	IRQ133	IRQ132	IRQ131	IRQ130	IRQ129	IRQ128

Figure 46. qc.mclicip4 format

5.46.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip4.IRQ128	0	RW	0
qc.mclicip4.IRQ129	1	RW	0
qc.mclicip4.IRQ130	2	RW	0
qc.mclicip4.IRQ131	3	RW	0
qc.mclicip4.IRQ132	4	RW	0
qc.mclicip4.IRQ133	5	RW	0
qc.mclicip4.IRQ134	6	RW	0
qc.mclicip4.IRQ135	7	RW	0
qc.mclicip4.IRQ136	8	RW	0
qc.mclicip4.IRQ137	9	RW	0
qc.mclicip4.IRQ138	10	RW	0
qc.mclicip4.IRQ139	11	RW	0
qc.mclicip4.IRQ140	12	RW	0
qc.mclicip4.IRQ141	13	RW	0
qc.mclicip4.IRQ142	14	RW	0

Name	Location	Type	Reset Value
qc.mclcip4.IRQ143	15	RW	0
qc.mclcip4.IRQ144	16	RW	0
qc.mclcip4.IRQ145	17	RW	0
qc.mclcip4.IRQ146	18	RW	0
qc.mclcip4.IRQ147	19	RW	0
qc.mclcip4.IRQ148	20	RW	0
qc.mclcip4.IRQ149	21	RW	0
qc.mclcip4.IRQ150	22	RW	0
qc.mclcip4.IRQ151	23	RW	0
qc.mclcip4.IRQ152	24	RW	0
qc.mclcip4.IRQ153	25	RW	0
qc.mclcip4.IRQ154	26	RW	0
qc.mclcip4.IRQ155	27	RW	0
qc.mclcip4.IRQ156	28	RW	0
qc.mclcip4.IRQ157	29	RW	0
qc.mclcip4.IRQ158	30	RW	0
qc.mclcip4.IRQ159	31	RW	0

5.46.4. Fields

IRQ128

Location

0

Description

IRQ128 pending

Type

RW

Reset value

0

IRQ129

Location

1

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ130**Location**

2

Description*IRQ130 pending***Type***RW***Reset value**

0

IRQ131**Location**

3

Description*IRQ131 pending***Type***RW***Reset value**

0

IRQ132**Location**

4

Description*IRQ132 pending*

Type*RW***Reset value***0***IRQ133****Location***5***Description***IRQ133 pending***Type***RW***Reset value***0***IRQ134****Location***6***Description***IRQ134 pending***Type***RW***Reset value***0***IRQ135****Location***7***Description***IRQ135 pending***Type***RW*

Reset value

0

IRQ136**Location**

8

Description*IRQ136 pending***Type***RW***Reset value**

0

IRQ137**Location**

9

Description*IRQ137 pending***Type***RW***Reset value**

0

IRQ138**Location**

10

Description*IRQ138 pending***Type***RW***Reset value**

0

IRQ139**Location***11***Description***IRQ139 pending***Type***RW***Reset value***0***IRQ140****Location***12***Description***IRQ140 pending***Type***RW***Reset value***0***IRQ141****Location***13***Description***IRQ141 pending***Type***RW***Reset value***0*

IRQ142**Location***14***Description***IRQ142 pending***Type***RW***Reset value***0***IRQ143****Location***15***Description***IRQ143 pending***Type***RW***Reset value***0***IRQ144****Location***16***Description***IRQ144 pending***Type***RW***Reset value***0*

IRQ145**Location***17***Description***IRQ145 pending***Type***RW***Reset value***0***IRQ146****Location***18***Description***IRQ146 pending***Type***RW***Reset value***0***IRQ147****Location***19***Description***IRQ147 pending***Type***RW***Reset value***0*

IRQ148**Location**

20

Description*IRQ148 pending***Type***RW***Reset value**

0

IRQ149**Location**

21

Description*IRQ149 pending***Type***RW***Reset value**

0

IRQ150**Location**

22

Description*IRQ150 pending***Type***RW***Reset value**

0

IRQ151**Location***23***Description***IRQ151 pending***Type***RW***Reset value***0***IRQ152****Location***24***Description***IRQ152 pending***Type***RW***Reset value***0***IRQ153****Location***25***Description***IRQ153 pending***Type***RW***Reset value***0*

IRQ154**Location**

26

Description*IRQ154 pending***Type***RW***Reset value**

0

IRQ155**Location**

27

Description*IRQ155 pending***Type***RW***Reset value**

0

IRQ156**Location**

28

Description*IRQ156 pending***Type***RW***Reset value**

0

IRQ157**Location***29***Description***IRQ157 pending***Type***RW***Reset value***0***IRQ158****Location***30***Description***IRQ158 pending***Type***RW***Reset value***0***IRQ159****Location***31***Description***IRQ159 pending***Type***RW***Reset value***0*

5.47. qc.mclicip5

IRQ Pending 5

Pending bits for IRQs 160-191

5.47.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f5
Length	32-bit
Privilege Mode	M

5.47.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ191	IRQ190	IRQ189	IRQ188	IRQ187	IRQ186	IRQ185	IRQ184	IRQ183	IRQ182	IRQ181	IRQ180	IRQ179	IRQ178	IRQ177	IRQ176
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ175	IRQ174	IRQ173	IRQ172	IRQ171	IRQ170	IRQ169	IRQ168	IRQ167	IRQ166	IRQ165	IRQ164	IRQ163	IRQ162	IRQ161	IRQ160

Figure 47. qc.mclicip5 format

5.47.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip5.IRQ160	0	RW	0
qc.mclicip5.IRQ161	1	RW	0
qc.mclicip5.IRQ162	2	RW	0
qc.mclicip5.IRQ163	3	RW	0
qc.mclicip5.IRQ164	4	RW	0
qc.mclicip5.IRQ165	5	RW	0
qc.mclicip5.IRQ166	6	RW	0
qc.mclicip5.IRQ167	7	RW	0
qc.mclicip5.IRQ168	8	RW	0
qc.mclicip5.IRQ169	9	RW	0
qc.mclicip5.IRQ170	10	RW	0
qc.mclicip5.IRQ171	11	RW	0
qc.mclicip5.IRQ172	12	RW	0
qc.mclicip5.IRQ173	13	RW	0
qc.mclicip5.IRQ174	14	RW	0

Name	Location	Type	Reset Value
qc.mclcip5.IRQ175	15	RW	0
qc.mclcip5.IRQ176	16	RW	0
qc.mclcip5.IRQ177	17	RW	0
qc.mclcip5.IRQ178	18	RW	0
qc.mclcip5.IRQ179	19	RW	0
qc.mclcip5.IRQ180	20	RW	0
qc.mclcip5.IRQ181	21	RW	0
qc.mclcip5.IRQ182	22	RW	0
qc.mclcip5.IRQ183	23	RW	0
qc.mclcip5.IRQ184	24	RW	0
qc.mclcip5.IRQ185	25	RW	0
qc.mclcip5.IRQ186	26	RW	0
qc.mclcip5.IRQ187	27	RW	0
qc.mclcip5.IRQ188	28	RW	0
qc.mclcip5.IRQ189	29	RW	0
qc.mclcip5.IRQ190	30	RW	0
qc.mclcip5.IRQ191	31	RW	0

5.47.4. Fields

IRQ160

Location

0

Description

IRQ160 pending

Type

RW

Reset value

0

IRQ161

Location

1

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ162**Location**

2

Description*IRQ162 pending***Type***RW***Reset value**

0

IRQ163**Location**

3

Description*IRQ163 pending***Type***RW***Reset value**

0

IRQ164**Location**

4

Description*IRQ164 pending*

Type*RW***Reset value***0***IRQ165****Location***5***Description***IRQ165 pending***Type***RW***Reset value***0***IRQ166****Location***6***Description***IRQ166 pending***Type***RW***Reset value***0***IRQ167****Location***7***Description***IRQ167 pending***Type***RW*

Reset value

0

IRQ168**Location**

8

Description*IRQ168 pending***Type***RW***Reset value**

0

IRQ169**Location**

9

Description*IRQ169 pending***Type***RW***Reset value**

0

IRQ170**Location**

10

Description*IRQ170 pending***Type***RW***Reset value**

0

IRQ171**Location***11***Description***IRQ171 pending***Type***RW***Reset value***0***IRQ172****Location***12***Description***IRQ172 pending***Type***RW***Reset value***0***IRQ173****Location***13***Description***IRQ173 pending***Type***RW***Reset value***0*

IRQ174**Location***14***Description***IRQ174 pending***Type***RW***Reset value***0***IRQ175****Location***15***Description***IRQ175 pending***Type***RW***Reset value***0***IRQ176****Location***16***Description***IRQ176 pending***Type***RW***Reset value***0*

IRQ177**Location***17***Description***IRQ177 pending***Type***RW***Reset value***0***IRQ178****Location***18***Description***IRQ178 pending***Type***RW***Reset value***0***IRQ179****Location***19***Description***IRQ179 pending***Type***RW***Reset value***0*

IRQ180**Location**

20

Description*IRQ180 pending***Type***RW***Reset value**

0

IRQ181**Location**

21

Description*IRQ181 pending***Type***RW***Reset value**

0

IRQ182**Location**

22

Description*IRQ182 pending***Type***RW***Reset value**

0

IRQ183**Location***23***Description***IRQ183 pending***Type***RW***Reset value***0***IRQ184****Location***24***Description***IRQ184 pending***Type***RW***Reset value***0***IRQ185****Location***25***Description***IRQ185 pending***Type***RW***Reset value***0*

IRQ186**Location**

26

Description*IRQ186 pending***Type***RW***Reset value**

0

IRQ187**Location**

27

Description*IRQ187 pending***Type***RW***Reset value**

0

IRQ188**Location**

28

Description*IRQ188 pending***Type***RW***Reset value**

0

IRQ189**Location***29***Description***IRQ189 pending***Type***RW***Reset value***0***IRQ190****Location***30***Description***IRQ190 pending***Type***RW***Reset value***0***IRQ191****Location***31***Description***IRQ191 pending***Type***RW***Reset value***0*

5.48. qc.mclicip6

IRQ Pending 6

Pending bits for IRQs 192-223

5.48.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f6
Length	32-bit
Privilege Mode	M

5.48.2. Format




Figure 48. qc.mclicip6 format

5.48.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip6.IRQ192	0	RW	0
qc.mclicip6.IRQ193	1	RW	0
qc.mclicip6.IRQ194	2	RW	0
qc.mclicip6.IRQ195	3	RW	0
qc.mclicip6.IRQ196	4	RW	0
qc.mclicip6.IRQ197	5	RW	0
qc.mclicip6.IRQ198	6	RW	0
qc.mclicip6.IRQ199	7	RW	0
qc.mclicip6.IRQ200	8	RW	0
qc.mclicip6.IRQ201	9	RW	0
qc.mclicip6.IRQ202	10	RW	0
qc.mclicip6.IRQ203	11	RW	0
qc.mclicip6.IRQ204	12	RW	0
qc.mclicip6.IRQ205	13	RW	0
qc.mclicip6.IRQ206	14	RW	0

Name	Location	Type	Reset Value
qc.mclicip6.IRQ207	15	RW	0
qc.mclicip6.IRQ208	16	RW	0
qc.mclicip6.IRQ209	17	RW	0
qc.mclicip6.IRQ210	18	RW	0
qc.mclicip6.IRQ211	19	RW	0
qc.mclicip6.IRQ212	20	RW	0
qc.mclicip6.IRQ213	21	RW	0
qc.mclicip6.IRQ214	22	RW	0
qc.mclicip6.IRQ215	23	RW	0
qc.mclicip6.IRQ216	24	RW	0
qc.mclicip6.IRQ217	25	RW	0
qc.mclicip6.IRQ218	26	RW	0
qc.mclicip6.IRQ219	27	RW	0
qc.mclicip6.IRQ220	28	RW	0
qc.mclicip6.IRQ221	29	RW	0
qc.mclicip6.IRQ222	30	RW	0
qc.mclicip6.IRQ223	31	RW	0

5.48.4. Fields

IRQ192

Location

0

Description

IRQ192 pending

Type

RW

Reset value

0

IRQ193

Location

1

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ194**Location**

2

Description*IRQ194 pending***Type***RW***Reset value**

0

IRQ195**Location**

3

Description*IRQ195 pending***Type***RW***Reset value**

0

IRQ196**Location**

4

Description*IRQ196 pending*

Type*RW***Reset value***0***IRQ197****Location***5***Description***IRQ197 pending***Type***RW***Reset value***0***IRQ198****Location***6***Description***IRQ198 pending***Type***RW***Reset value***0***IRQ199****Location***7***Description***IRQ199 pending***Type***RW*

Reset value

0

IRQ200**Location**

8

Description*IRQ200 pending***Type***RW***Reset value**

0

IRQ201**Location**

9

Description*IRQ201 pending***Type***RW***Reset value**

0

IRQ202**Location**

10

Description*IRQ202 pending***Type***RW***Reset value**

0

IRQ203**Location***11***Description***IRQ203 pending***Type***RW***Reset value***0***IRQ204****Location***12***Description***IRQ204 pending***Type***RW***Reset value***0***IRQ205****Location***13***Description***IRQ205 pending***Type***RW***Reset value***0*

IRQ206**Location***14***Description***IRQ206 pending***Type***RW***Reset value***0***IRQ207****Location***15***Description***IRQ207 pending***Type***RW***Reset value***0***IRQ208****Location***16***Description***IRQ208 pending***Type***RW***Reset value***0*

IRQ209**Location***17***Description***IRQ209 pending***Type***RW***Reset value***0***IRQ210****Location***18***Description***IRQ210 pending***Type***RW***Reset value***0***IRQ211****Location***19***Description***IRQ211 pending***Type***RW***Reset value***0*

IRQ212**Location**

20

Description*IRQ212 pending***Type***RW***Reset value**

0

IRQ213**Location**

21

Description*IRQ213 pending***Type***RW***Reset value**

0

IRQ214**Location**

22

Description*IRQ214 pending***Type***RW***Reset value**

0

IRQ215**Location***23***Description***IRQ215 pending***Type***RW***Reset value***0***IRQ216****Location***24***Description***IRQ216 pending***Type***RW***Reset value***0***IRQ217****Location***25***Description***IRQ217 pending***Type***RW***Reset value***0*

IRQ218**Location**

26

Description*IRQ218 pending***Type***RW***Reset value**

0

IRQ219**Location**

27

Description*IRQ219 pending***Type***RW***Reset value**

0

IRQ220**Location**

28

Description*IRQ220 pending***Type***RW***Reset value**

0

IRQ221**Location***29***Description***IRQ221 pending***Type***RW***Reset value***0***IRQ222****Location***30***Description***IRQ222 pending***Type***RW***Reset value***0***IRQ223****Location***31***Description***IRQ223 pending***Type***RW***Reset value***0*

5.49. qc.mclicip7

IRQ Pending 7

Pending bits for IRQs 224-255

5.49.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7f7
Length	32-bit
Privilege Mode	M

5.49.2. Format




Figure 49. qc.mclicip7 format

5.49.3. Field Summary

Name	Location	Type	Reset Value
qc.mclicip7.IRQ224	0	RW	0
qc.mclicip7.IRQ225	1	RW	0
qc.mclicip7.IRQ226	2	RW	0
qc.mclicip7.IRQ227	3	RW	0
qc.mclicip7.IRQ228	4	RW	0
qc.mclicip7.IRQ229	5	RW	0
qc.mclicip7.IRQ230	6	RW	0
qc.mclicip7.IRQ231	7	RW	0
qc.mclicip7.IRQ232	8	RW	0
qc.mclicip7.IRQ233	9	RW	0
qc.mclicip7.IRQ234	10	RW	0
qc.mclicip7.IRQ235	11	RW	0
qc.mclicip7.IRQ236	12	RW	0
qc.mclicip7.IRQ237	13	RW	0
qc.mclicip7.IRQ238	14	RW	0

Name	Location	Type	Reset Value
qc.mclicip7.IRQ239	15	RW	0
qc.mclicip7.IRQ240	16	RW	0
qc.mclicip7.IRQ241	17	RW	0
qc.mclicip7.IRQ242	18	RW	0
qc.mclicip7.IRQ243	19	RW	0
qc.mclicip7.IRQ244	20	RW	0
qc.mclicip7.IRQ245	21	RW	0
qc.mclicip7.IRQ246	22	RW	0
qc.mclicip7.IRQ247	23	RW	0
qc.mclicip7.IRQ248	24	RW	0
qc.mclicip7.IRQ249	25	RW	0
qc.mclicip7.IRQ250	26	RW	0
qc.mclicip7.IRQ251	27	RW	0
qc.mclicip7.IRQ252	28	RW	0
qc.mclicip7.IRQ253	29	RW	0
qc.mclicip7.IRQ254	30	RW	0
qc.mclicip7.IRQ255	31	RW	0

5.49.4. Fields

IRQ224

Location

0

Description

IRQ224 pending

Type

RW

Reset value

0

IRQ225

Location

1

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ226**Location**

2

Description*IRQ226 pending***Type***RW***Reset value**

0

IRQ227**Location**

3

Description*IRQ227 pending***Type***RW***Reset value**

0

IRQ228**Location**

4

Description*IRQ228 pending*

Type*RW***Reset value**

0

IRQ229**Location**

5

Description*IRQ229 pending***Type***RW***Reset value**

0

IRQ230**Location**

6

Description*IRQ230 pending***Type***RW***Reset value**

0

IRQ231**Location**

7

Description*IRQ231 pending***Type***RW*

Reset value

0

IRQ232**Location**

8

Description*IRQ232 pending***Type***RW***Reset value**

0

IRQ233**Location**

9

Description*IRQ233 pending***Type***RW***Reset value**

0

IRQ234**Location**

10

Description*IRQ234 pending***Type***RW***Reset value**

0

IRQ235**Location***11***Description***IRQ235 pending***Type***RW***Reset value***0***IRQ236****Location***12***Description***IRQ236 pending***Type***RW***Reset value***0***IRQ237****Location***13***Description***IRQ237 pending***Type***RW***Reset value***0*

IRQ238**Location***14***Description***IRQ238 pending***Type***RW***Reset value***0***IRQ239****Location***15***Description***IRQ239 pending***Type***RW***Reset value***0***IRQ240****Location***16***Description***IRQ240 pending***Type***RW***Reset value***0*

IRQ241**Location***17***Description***IRQ241 pending***Type***RW***Reset value***0***IRQ242****Location***18***Description***IRQ242 pending***Type***RW***Reset value***0***IRQ243****Location***19***Description***IRQ243 pending***Type***RW***Reset value***0*

IRQ244**Location**

20

Description*IRQ244 pending***Type***RW***Reset value**

0

IRQ245**Location**

21

Description*IRQ245 pending***Type***RW***Reset value**

0

IRQ246**Location**

22

Description*IRQ246 pending***Type***RW***Reset value**

0

IRQ247**Location**

23

Description*IRQ247 pending***Type***RW***Reset value**

0

IRQ248**Location**

24

Description*IRQ248 pending***Type***RW***Reset value**

0

IRQ249**Location**

25

Description*IRQ249 pending***Type***RW***Reset value**

0

IRQ250**Location**

26

Description*IRQ250 pending***Type***RW***Reset value**

0

IRQ251**Location**

27

Description*IRQ251 pending***Type***RW***Reset value**

0

IRQ252**Location**

28

Description*IRQ252 pending***Type***RW***Reset value**

0

IRQ253**Location***29***Description***IRQ253 pending***Type***RW***Reset value***0***IRQ254****Location***30***Description***IRQ254 pending***Type***RW***Reset value***0***IRQ255****Location***31***Description***IRQ255 pending***Type***RW***Reset value***0*

5.50. qc.mmcr

Machine Mode Control Register

Machine Mode Control Register.

5.50.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7c0
Length	32-bit
Privilege Mode	M

5.50.2. Format




Figure 50. qc.mmcr format

5.50.3. Field Summary

Name	Location	Type	Reset Value
qc.mmcr.WP_EXEC	3:0	RW	0
qc.mmcr.WP_WRITE	7:4	RW	0
qc.mmcr.WP_READ	11:8	RW	0
qc.mmcr.IRQNE	21	RW	0

5.50.4. Fields

WP_EXEC

Location 3:0
Description Watchpoint execution enable (WP 0-3)
Type RW

Reset value

0

WP_WRITE**Location**

7:4

Description*Watchpoint write enable (WP 0-3)***Type***RW***Reset value**

0

WP_READ**Location**

11:8

Description*Watchpoint read enable (WP 0-3)***Type***RW***Reset value**

0

IRQNE**Location**

21

Description*IRQ nesting enable (for custom IRQ only)***Type***RW***Reset value**

0

5.51. qc.mntvec

Machine Non-Maskable Interrupt Vector Control

Controls where NMI jump.

5.51.1. Attributes

Defining Extension	- anyOf: - Xqci, version >= Xqci@0.1.0 - Xqciint, version >= Xqciint@0.1.0
CSR Address	0x7c3
Length	32-bit
Privilege Mode	M

5.51.2. Format




Figure 51. qc.mntvec format

5.51.3. Field Summary

Name	Location	Type	Reset Value
qc.mntvec.BASE	31:2	RW-R	0

5.51.4. Fields

BASE

Location 31:2
Description Bits [MXLEN-1:2] of the NMI vector physical address for any NMI taken in M-mode.
Type RW-R
Reset value 0

5.51.5. Software write

This CSR may store a value that is different from what software attempts to write.

When a software write occurs (e.g., through [csrrw](#)), the following determines the written value:

```
BASE = return csr_value.BASE;
```

5.52. qc.mstkbottomaddr

Machine Stack Bottom Limit

Stack bottom limit register. If the stack pointer ($sp == x2$) lesser then its value - SpOutOfRange exception occurs

5.52.1. Attributes

Defining Extension	- anyOf: - Xqci, version ≥ 0.7 - Xqciint, version ≥ 0.4
CSR Address	0x7c5
Length	32-bit
Privilege Mode	M

5.52.2. Format




Figure 52. qc.mstkbottomaddr format

5.52.3. Field Summary

Name	Location	Type	Reset Value
qc.mstkbottomaddr.STKADDR	31:4	RW	0
qc.mstkbottomaddr.RESERVED	3:0	RO	0

5.52.4. Fields

STKADDR

Location
31:4

Description
If the stack pointer ($sp == x2$) lesser then $STKADDR*16$ - SpOutOfRange exception occurs

Type
RW

Reset value

0

RESERVED

Location

3:0

Description

Reserved and must be zero

Type

RO

Reset value

0

5.53. qc.mstktopaddr

Machine Stack Top Limit

Stack top limit register. If the stack pointer (sp == x2) greater then its value - SpOutOfRange exception occurs

5.53.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7c4
Length	32-bit
Privilege Mode	M

5.53.2. Format




Figure 53. qc.mstktopaddr format

5.53.3. Field Summary

Name	Location	Type	Reset Value
qc.mstktopaddr.STKADDR	31:4	RW	0
qc.mstktopaddr.RESERVED	3:0	RO	0

5.53.4. Fields

STKADDR

Location

31:4

Description

If the stack pointer (sp == x2) greater then STKADDR*16 - SpOutOfRange exception occurs

Type

RW

Reset value

0

RESERVED

Location

3:0

Description

Reserved and must be zero

Type

RO

Reset value

0

5.54. qc.mthreadptr

Machine Thread Pointer Register

Thread pointer register for software use in RTOS. Bits are not interpreted by hardware.

5.54.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7c8
Length	32-bit
Privilege Mode	M

5.54.2. Format




Figure 54. qc.mthreadptr format

5.54.3. Field Summary

Name	Location	Type	Reset Value
qc.mthreadptr.THREADPTR	31:0	RW	0

5.54.4. Fields

THREADPTR

Location 31:0
Description Thread pointer value
Type RW
Reset value 0

5.55. qc.mwpendaddr0

Watchpoint end address for region 0

Watchpoint end address for region 0

5.55.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d4
Length	32-bit
Privilege Mode	M

5.55.2. Format




Figure 55. qc.mwpendaddr0 format

5.55.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpendaddr0.ADDR	31:0	RW	0

5.55.4. Fields

ADDR

Location

31:0

Description

Watchpoint end address

Type

RW

Reset value

0

5.56. qc.mwpendaddr1

Watchpoint end address for region 1

Watchpoint end address for region 1

5.56.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d5
Length	32-bit
Privilege Mode	M

5.56.2. Format




Figure 56. qc.mwpendaddr1 format

5.56.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpendaddr1.ADDR	31:0	RW	0

5.56.4. Fields

ADDR

Location 31:0
Description Watchpoint end address
Type RW
Reset value 0

5.57. qc.mwpendaddr2

Watchpoint end address for region 2

Watchpoint end address for region 2

5.57.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d6
Length	32-bit
Privilege Mode	M

5.57.2. Format




Figure 57. qc.mwpendaddr2 format

5.57.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpendaddr2.ADDR	31:0	RW	0

5.57.4. Fields

ADDR

Location 31:0
Description Watchpoint end address
Type RW
Reset value 0

5.58. qc.mwpendaddr3

Watchpoint end address for region 3

Watchpoint end address for region 3

5.58.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d7
Length	32-bit
Privilege Mode	M

5.58.2. Format




Figure 58. qc.mwpendaddr3 format

5.58.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpendaddr3.ADDR	31:0	RW	0

5.58.4. Fields

ADDR

Location

31:0

Description

Watchpoint end address

Type

RW

Reset value

0

5.59. qc.mwpstartaddr0

Watchpoint start address for region 0

Watchpoint start address for region 0

5.59.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d0
Length	32-bit
Privilege Mode	M

5.59.2. Format




Figure 59. qc.mwpstartaddr0 format

5.59.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpstartaddr0.ADDR	31:0	RW	0

5.59.4. Fields

ADDR

Location

31:0

Description

Watchpoint start address

Type

RW

Reset value

0

5.60. qc.mwpstartaddr1

Watchpoint start address for region 1

Watchpoint start address for region 1

5.60.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d1
Length	32-bit
Privilege Mode	M

5.60.2. Format




Figure 60. qc.mwpstartaddr1 format

5.60.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpstartaddr1.ADDR	31:0	RW	0

5.60.4. Fields

ADDR

Location 31:0
Description Watchpoint start address
Type RW
Reset value 0

5.61. qc.mwpstartaddr2

Watchpoint start address for region 2

Watchpoint start address for region 2

5.61.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d2
Length	32-bit
Privilege Mode	M

5.61.2. Format




Figure 61. qc.mwpstartaddr2 format

5.61.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpstartaddr2.ADDR	31:0	RW	0

5.61.4. Fields

ADDR

Location 31:0
Description Watchpoint start address
Type RW
Reset value 0

5.62. qc.mwpstartaddr3

Watchpoint start address for region 3

Watchpoint start address for region 3

5.62.1. Attributes

Defining Extension	- anyOf: - Xqci, version >=0.7 - Xqciint, version >=0.4
CSR Address	0x7d3
Length	32-bit
Privilege Mode	M

5.62.2. Format




Figure 62. qc.mwpstartaddr3 format

5.62.3. Field Summary

Name	Location	Type	Reset Value
qc.mwpstartaddr3.ADDR	31:0	RW	0

5.62.4. Fields

ADDR

Location 31:0
Description Watchpoint start address
Type RW
Reset value 0

Chapter 6. Instructions (in alphabetical order)

6.1. qc.addsat


Synopsis

Saturating signed addition

Mnemonic

```
qc.addsat rd, rs1, rs2
```

Encoding



Description

Add signed values rs1 and rs2, saturate the signed result, and write to rd. Instruction encoded in R instruction format

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<xlen() + 1> sum = X[rs1] + X[rs2];
Bits<xlen() + 1> most_negative_number = {2'b11, {(xlen() - 1){1'b0}}};
Bits<xlen() + 1> most_positive_number = {2'b00, {(xlen() - 1){1'b1}}};
if (X[rs1][xlen() - 1] == X[rs2][xlen() - 1]) {
    if (sum[xlen() - 1] != X[rs1][xlen() - 1]) {
        if ($signed(X[rs1]) < 0) {
            sum = most_negative_number;
        } else {
            sum = most_positive_number;
        }
    }
}
X[rd] = sum[(xlen() - 1):0];
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.2. qc.addusat


Synopsis

Saturating unsigned addition

Mnemonic

```
qc.addusat rd, rs1, rs2
```

Encoding



Description

Add unsigned values rs1 and rs2, saturate the unsigned result, and write to rd. Instruction encoded in R instruction format

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<xlen() + 1> sum = X[rs1] + X[rs2];
Bits<xlen() + 1> largest_unsigned_value = {1'b0, {xlen(){1'b1}}};
if (sum > largest_unsigned_value) {
    X[rd] = largest_unsigned_value[(xlen() - 1):0];
} else {
    X[rd] = sum[(xlen() - 1):0];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.3. qc.beqi


Synopsis

Branch on equal (Immediate)

Mnemonic

```
qc.beqi  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is equal to the signed immediate Instruction encoded in BI instruction format

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.4. qc.bgei


Synopsis

Branch on greater than or equal (immediate)

Mnemonic

```
qc.bgei  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is greater than or equal to the immediate. Instruction encoded in BI instruction format

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<5> imm = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {
    jump_halfword($pc + $signed(offset));
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.5. qc.bgeui


Synopsis

Branch on greater than or equal unsigned (immediate)

Mnemonic

```
qc.bgeui  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is greater than or equal to the unsigned immediate. Instruction encoded in BI instruction format

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] >= imm) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.6. qc.blti


Synopsis

Branch on less than (immediate)

Mnemonic

```
qc.blti  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is less than the immediate. Instruction encoded in BI instruction format

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.7. qc.bltoi


Synopsis

Branch on less than unsigned (immediate)

Mnemonic

```
qc.bltoi  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is less than the unsigned immediate.
Instruction encoded in BI instruction format

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] < imm) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.8. qc.bnei


Synopsis

Branch on not equal (immediate)

Mnemonic

```
qc.bnei  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is not equal to the signed immediate. Instruction encoded in BI instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.9. qc.brev32


Synopsis

Reverse bit order

Mnemonic

```
qc.brev32 rd, rs1
```

Encoding



Description

Reverses the bit order of rs1 and writes the result to rd. Instruction encoded in I instruction format

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg orig_val = X[rs1];
XReg tmp;
for (U32 i = 0; i < xlen(); i++) {
    tmp[xlen() - 1 - i] = orig_val[i];
}
X[rd] = tmp;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.10. qc.c.bexti


Synopsis

Single-Bit extract (Immediate)

Mnemonic

```
qc.c.bexti rd, shamt
```

Encoding



Description

This instruction returns a single bit extracted from rd. The index is read from the lower log2(XLEN) bits of shamt. Instruction encoded in CB instruction format.

Decode Variables

```
Bits<5> shamt = $encoding[6:2];
Bits<3> rd = $encoding[9:7];
```

Operation

```
XReg index = shamt & (xlen() - 1);
XReg reg = creg2reg(rd);
X[reg] = (X[reg] >> index) & 1;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.11. qc.c.bseti


Synopsis

Single-Bit set (Immediate)

Mnemonic

```
qc.c.bseti rd, shamt
```

Encoding



Description

This instruction returns rd with a single bit set at the index specified in shamt. The index is read from the lower log2(XLEN) bits of shamt. Instruction encoded in CB instruction format.

Decode Variables

```
Bits<5> shamt = $encoding[6:2];
Bits<3> rd = $encoding[9:7];
```

Operation

```
XReg index = shamt & (xlen() - 1);
XReg reg = creg2reg(rd);
X[reg] = X[reg] | (MXLEN'b1 << index);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.12. qc.c.clrint


Synopsis

Clear interrupt (Register)

Mnemonic

```
qc.c.clrint  rs1
```

Encoding



Description

Clear interrupt, interrupt number is in rs1. Instruction encoded in CI instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[11:7];
```

Operation

```
Bits<12> MCLICIP0_ADDR = qc.mclicip0.address();
XReg idx = rs1 / 32;
XReg bit = rs1 % 32;
Csr pre_csr = direct_csr_lookup(MCLICIP0_ADDR + idx);
csr_sw_write(pre_csr, csr_sw_read(pre_csr) & ~(32'b1 << bit));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.13. qc.c.delay


Synopsis

Delay execution for immediate amount of cycles

Mnemonic

```
qc.c.delay
```

Encoding



Description

Delay execution for amount of cycles provided as immediate argument Instruction encoded in CI instruction format.

Decode Variables

```
Bits<5> imm = $encoding[6:2];
```

Operation

```
delay(imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.14. qc.c.di


Synopsis

Disable interrupts

Mnemonic

qc.c.di

Encoding



Description

Globally disable interrupts. Equivalent to "csrrci zero, [mstatus](#), 8". Instruction encoded in CI instruction format.

Decode Variables

qc.c.di has no decode variables.

Operation

```
mstatus.MIE = 0;
XReg pre_qc_mcause = qc.mcause.sw_read();
qc.mcause.sw_write(pre_qc_mcause & ~(32'b1 << 26));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.15. qc.c.dir


Synopsis

Disable interrupts (Register)

Mnemonic

```
qc.c.dir rd
```

Encoding



Description

Globally disable interrupts, write previous value of `mstatus` to `rd`. Equivalent to "csrrci rd, `mstatus`, 8". Instruction encoded in CI instruction format.

Decode Variables

```
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg pre_mstatus = mstatus.sw_read();
mstatus.MIE = 0;
XReg pre_qc_mcause = qc.mcause.sw_read();
qc.mcause.sw_write(pre_qc_mcause & ~(32'b1 << 26));
X[rd] = pre_mstatus;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.16. qc.c.ei


Synopsis

Enable interrupts

Mnemonic

qc.c.ei

Encoding



Description

Globally enable interrupts. Equivalent to "csrrsi zero, [mstatus](#), 8". Instruction encoded in CI instruction format.

Decode Variables

qc.c.ei has no decode variables.

Operation

mstatus.MIE = 1;
[XReg](#) pre_qc_mcause = qc.mcause.sw_read();
qc.mcause.sw_write(pre_qc_mcause | (32'b1 << 26));

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.17. qc.c.eir


Synopsis

Restore interrupts (Register)

Mnemonic

```
qc.c.eir  rs1
```

Encoding



Description

Globally restore interrupts, write rs1 to [mstatus](#). Equivalent to "csrrs zero, [mstatus](#), `rs1`". Instruction encoded in CI instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[11:7];
```

Operation

```
Bits<1> mie_val = (X[rs1] >> 3) & 1;
mstatus.MIE = mie_val;
XReg pre_qc_mcause = qc.mcause.sw_read();
XReg pre_qc_mcause_masked = pre_qc_mcause & ~(32'b1 << 26);
qc.mcause.sw_write(pre_qc_mcause | (mie_val << 26));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.18. qc.c.extu


Synopsis

Extract bits unsigned

Mnemonic

```
qc.c.extu rd, width
```

Encoding



Description

Extract a subset of bits from rd starting from LSB. The width of the subset is determined by (width_minus1[4:0] + 1) (1..32). Instruction encoded in CI instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[6:2];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
X[rd] = (X[rd] >> 0) & ((32'b1 << width) - 1);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.19. qc.c.mienter.nest

Synopsis

Machine mode interrupt enter

Mnemonic

```
qc.c.mienter.nest
```

Encoding

15															0
0	0	0	1	1	0	0	0	1	0	0	1	0	0	1	0

Description

Machine mode interrupt enter, interrupt nesting is enabled. Interrupt frame is saved in the stack. Interrupts are enabled. Instruction encoded in CI instruction format.

Decode Variables

qc.c.mienter.nest has no decode variables.

Operation

```
XReg virtual_address = get_and_validate_stack_pointer(X[2], $encoding);
XReg mepc_val = mepc.sw_read();
XReg mnepc_val = mnepc.sw_read();
XReg qc_mcause_val = qc.mcause.sw_read();
XReg reserved_val = 0;
if (mnstatus.NMIE == 1'b1) {
    write_memory<32>(virtual_address - 4, mepc_val, $encoding);
} else {
    write_memory<32>(virtual_address - 4, mnepc_val, $encoding);
}
write_memory<32>(virtual_address - 8, X[8][31:0], $encoding);
write_memory<32>(virtual_address - 12, qc_mcause_val, $encoding);
write_memory<32>(virtual_address - 16, X[1][31:0], $encoding);
write_memory<32>(virtual_address - 20, reserved_val, $encoding);
write_memory<32>(virtual_address - 24, X[5][31:0], $encoding);
write_memory<32>(virtual_address - 28, X[6][31:0], $encoding);
write_memory<32>(virtual_address - 32, X[7][31:0], $encoding);
write_memory<32>(virtual_address - 36, X[10][31:0], $encoding);
write_memory<32>(virtual_address - 40, X[11][31:0], $encoding);
write_memory<32>(virtual_address - 44, X[12][31:0], $encoding);
write_memory<32>(virtual_address - 48, X[13][31:0], $encoding);
write_memory<32>(virtual_address - 52, X[14][31:0], $encoding);
write_memory<32>(virtual_address - 56, X[15][31:0], $encoding);
write_memory<32>(virtual_address - 60, X[16][31:0], $encoding);
write_memory<32>(virtual_address - 64, X[17][31:0], $encoding);
write_memory<32>(virtual_address - 68, X[28][31:0], $encoding);
```

```

write_memory<32>(virtual_address - 72, X[29][31:0], $encoding);
write_memory<32>(virtual_address - 76, X[30][31:0], $encoding);
write_memory<32>(virtual_address - 80, X[31][31:0], $encoding);
X[8] = X[2];
X[2] = X[2] - 96;
mstatus.MIE = 1'b1;
qc.mcause.sw_write(qc_mcause_val | (32'b1 << 26));

```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.20. qc.c.mienter

Synopsis

Machine mode interrupt enter

Mnemonic

qc.c.mienter

Encoding

15																0
0	0	0	1	1	0	0	0	0	0	0	0	1	0	0	1	0

Description

Machine mode interrupt enter, interrupt nesting is disabled. Interrupt frame is saved in the stack. Interrupts are disabled. Instruction encoded in CI instruction format.

Decode Variables

qc.c.mienter has no decode variables.

Operation

```

XReg virtual_address = get_and_validate_stack_pointer(X[2], $encoding);
XReg mepc_val = mepc.sw_read();
XReg mnepc_val = mnepc.sw_read();
XReg qc_mcause_val = qc.mcause.sw_read();
XReg reserved_val = 0;
if (mnstatus.NMIE == 1'b1) {
    write_memory<32>(virtual_address - 4, mepc_val, $encoding);
} else {
    write_memory<32>(virtual_address - 4, mnepc_val, $encoding);
}
write_memory<32>(virtual_address - 8, X[8][31:0], $encoding);
write_memory<32>(virtual_address - 12, qc_mcause_val, $encoding);
write_memory<32>(virtual_address - 16, X[1][31:0], $encoding);
write_memory<32>(virtual_address - 20, reserved_val, $encoding);
write_memory<32>(virtual_address - 24, X[5][31:0], $encoding);
write_memory<32>(virtual_address - 28, X[6][31:0], $encoding);
write_memory<32>(virtual_address - 32, X[7][31:0], $encoding);
write_memory<32>(virtual_address - 36, X[10][31:0], $encoding);
write_memory<32>(virtual_address - 40, X[11][31:0], $encoding);
write_memory<32>(virtual_address - 44, X[12][31:0], $encoding);
write_memory<32>(virtual_address - 48, X[13][31:0], $encoding);
write_memory<32>(virtual_address - 52, X[14][31:0], $encoding);
write_memory<32>(virtual_address - 56, X[15][31:0], $encoding);
write_memory<32>(virtual_address - 60, X[16][31:0], $encoding);
write_memory<32>(virtual_address - 64, X[17][31:0], $encoding);
write_memory<32>(virtual_address - 68, X[28][31:0], $encoding);

```

```

write_memory<32>(virtual_address - 72, X[29][31:0], $encoding);
write_memory<32>(virtual_address - 76, X[30][31:0], $encoding);
write_memory<32>(virtual_address - 80, X[31][31:0], $encoding);
X[8] = X[2];
X[2] = X[2] - 96;

```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.21. qc.c.mileaveret

Synopsis

Machine mode interrupt exit

Mnemonic

```
qc.c.mileaveret
```

Encoding

15															0
0	0	0	1	1	0	1	0	0	0	0	1	0	0	1	0

Description

Machine mode interrupt exit. Interrupt frame is restored from the stack. Instruction encoded in CI instruction format.

Decode Variables

qc.c.mileaveret has no decode variables.

Operation

```
XReg virtual_address_sp = get_and_validate_stack_pointer(X[2], $encoding);
XReg virtual_address = virtual_address_sp + 96;
XReg prev_retpc = read_memory<32>(virtual_address - 4, $encoding);
XReg qc_mcause_val = read_memory<32>(virtual_address - 12, $encoding);
Bits<1> nmie_val = mnstatus.NMIE;
X[8] = read_memory<32>(virtual_address - 8, $encoding);
qc.mcause.sw_write(qc_mcause_val);
X[1] = read_memory<32>(virtual_address - 16, $encoding);
X[5] = read_memory<32>(virtual_address - 24, $encoding);
X[6] = read_memory<32>(virtual_address - 28, $encoding);
X[7] = read_memory<32>(virtual_address - 32, $encoding);
X[10] = read_memory<32>(virtual_address - 36, $encoding);
X[11] = read_memory<32>(virtual_address - 40, $encoding);
X[12] = read_memory<32>(virtual_address - 44, $encoding);
X[13] = read_memory<32>(virtual_address - 48, $encoding);
X[14] = read_memory<32>(virtual_address - 52, $encoding);
X[15] = read_memory<32>(virtual_address - 56, $encoding);
X[16] = read_memory<32>(virtual_address - 60, $encoding);
X[17] = read_memory<32>(virtual_address - 64, $encoding);
X[28] = read_memory<32>(virtual_address - 68, $encoding);
X[29] = read_memory<32>(virtual_address - 72, $encoding);
X[30] = read_memory<32>(virtual_address - 76, $encoding);
X[31] = read_memory<32>(virtual_address - 80, $encoding);
X[2] = X[2] + 96;
if (nmie_val == 1'b1) {
    XReg qc_mcause_val_masked = qc_mcause_val & ~(32'b1 << 26) & ~(32'b1 << 27) &
```

```

~(32'b1 << 29) & ~(32'hFF << 12);
Bits<1> mpie_val = (qc_mcause_val >> 27) & 1;
Bits<1> mpdt_val = (qc_mcause_val >> 29) & 1;
Bits<4> mpil_val = (qc_mcause_val >> 16) & 0xF;
mstatus.MIE = mpie_val;
mstatus.MPIE = 1'b1;
if (implemented?(ExtensionName::Smdbltrp)) {
    mstatush.MDT = mpdt_val;
}
qc.mcause.sw_write(qc_mcause_val_masked | (32'b1 << 27) | (mpie_val << 26) |
(32'b0 << 29) | (mpil_val << 12) | (32'b1111 << 16));
if (mpdt_val == 1'b0) {
    if (mstatus.MPP != 2'b11) {
        mstatus.MPRV = 0;
    }
    if (mstatus.MPP == 2'b00) {
        set_mode(PrivilegeMode::U);
    } else if (mstatus.MPP == 2'b01) {
        set_mode(PrivilegeMode::S);
    } else if (mstatus.MPP == 2'b11) {
        set_mode(PrivilegeMode::M);
    }
    mstatus.MPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
}
$pc = mepc.sw_read();
} else {
    XReg qc_mcause_val_masked = qc_mcause_val & ~(32'b1 << 26) & ~(32'b1 << 28) &
~(32'b1 << 30) & ~(32'b1111 << 12) & ~(32'b1111 << 20);
Bits<1> mnpie_val = (qc_mcause_val >> 28) & 1;
Bits<4> mnpil_val = (qc_mcause_val >> 20) & 0xF;
mstatus.MIE = mnpie_val;
mnstatus.NMIE = 1'b1;
qc.mcause.sw_write(qc_mcause_val_masked | (32'b1 << 28) | (mnpie_val << 26)
| (32'b1 << 30) | (mnpil_val << 12) | (32'b1111 << 20));
if (mnstatus.MNPP != 2'b11) {
    mstatus.MPRV = 0;
    if (implemented?(ExtensionName::Smdbltrp)) {
        mstatush.MDT = 1'b0;
    }
}
if (mnstatus.MNPP == 2'b00) {
    set_mode(PrivilegeMode::U);
} else if (mnstatus.MNPP == 2'b01) {
    set_mode(PrivilegeMode::S);
} else if (mnstatus.MNPP == 2'b11) {
    set_mode(PrivilegeMode::M);
}
mnstatus.MNPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
$pc = mnepc.sw_read();
}

```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.22. qc.c.mnret


Synopsis

Machine NMI Return

Mnemonic

```
qc.c.mnret
```

Encoding



Description

Returns from an NMI in M-mode. Instruction encoded in CI instruction format.

Decode Variables

qc.c.mnret has no decode variables.

Operation

```
XReg qc_mcause_val = qc.mcause.sw_read();
XReg qc_mcause_val_masked = qc_mcause_val & ~(32'b1 << 26) & ~(32'b1 << 28) &
~(32'b1 << 30) & ~(32'b1111 << 12) & ~(32'b1111 << 20);
Bits<1> mnpie_val = (qc_mcause_val >> 28) & 1;
Bits<4> mnpil_val = (qc_mcause_val >> 20) & 0xF;
mstatus.MIE = mnpie_val;
mnstatus.NMIE = 1'b1;
qc.mcause.sw_write(qc_mcause_val_masked | (32'b1 << 28) | (mnpie_val << 26) |
(32'b1 << 30) | (mnpil_val << 12) | (32'b1111 << 20));
if (mnstatus.MNPP != 2'b11) {
    mstatus.MPRV = 0;
    if (implemented?(ExtensionName::Smdbltrp)) {
        mstatus.MDT = 1'b0;
    }
}
if (mnstatus.MNPP == 2'b00) {
    set_mode(PrivilegeMode::U);
} else if (mnstatus.MNPP == 2'b01) {
    set_mode(PrivilegeMode::S);
} else if (mnstatus.MNPP == 2'b11) {
    set_mode(PrivilegeMode::M);
}
mnstatus.MNPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
$pc = mnepc.sw_read();
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.23. qc.c.mret

Synopsis

Machine Exception Return

Mnemonic

qc.c.mret

Encoding

15															0
0	0	0	1	1	0	0	1	0	0	0	1	0	0	1	0

Description

Returns from an exception in M-mode. Instruction encoded in CI instruction format.

Decode Variables

qc.c.mret has no decode variables.

Operation

```
XReg qc_mcause_val = qc.mcause.sw_read();
XReg qc_mcause_val_masked = qc_mcause_val & ~(32'b1 << 26) & ~(32'b1 << 27) &
~(32'b1 << 29) & ~(32'hFF << 12);
Bits<1> mpie_val = (qc_mcause_val >> 27) & 1;
Bits<1> mpdt_val = (qc_mcause_val >> 29) & 1;
Bits<4> mpil_val = (qc_mcause_val >> 16) & 0xF;
mstatus.MIE = mpie_val;
mstatus.MPIE = 1'b1;
if (implemented?(ExtensionName::Smdbltrp)) {
    mstatush.MDT = mpdt_val;
}
qc.mcause.sw_write(qc_mcause_val_masked | (32'b1 << 27) | (mpie_val << 26) |
(32'b0 << 29) | (mpil_val << 12) | (32'b1111 << 16));
if (mpdt_val == 1'b0) {
    if (mstatus.MPP != 2'b11) {
        mstatus.MPRV = 0;
    }
    if (mstatus.MPP == 2'b00) {
        set_mode(PrivilegeMode::U);
    } else if (mstatus.MPP == 2'b01) {
        set_mode(PrivilegeMode::S);
    } else if (mstatus.MPP == 2'b11) {
        set_mode(PrivilegeMode::M);
    }
    mstatus.MPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
}
```

```
$pc = mepc.sw_read();
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.24. qc.c.muliadd

Synopsis

Multiply and accumulate (Immediate)

Mnemonic

```
qc.c.muliadd rd, rs1, uimm
```

Encoding

15	13	12	10	9	7	6	5	4	2	1	0
0	0	1	uimm[3:1]	rs1	uimm[0:4]	rd	1	0			

Description

Increments `rd` by the multiplication of `rs1` and an unsigned immediate Instruction encoded in CL instruction format.

Decode Variables

```
Bits<5> uimm = { $encoding[5], $encoding[12:10], $encoding[6] };
Bits<3> rs1 = $encoding[9:7];
Bits<3> rd = $encoding[4:2];
```

Operation

```
XReg reg = creg2reg(rd);
XReg src = creg2reg(rs1);
XReg orig_val = X[reg];
X[reg] = orig_val + (X[src] * uimm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciac	~> 0.1.0

6.25. qc.c.mveqz


Synopsis

Conditional Move if equal to zero

Mnemonic

```
qc.c.mveqz rd, rs1
```

Encoding



Description

Move rs1 to rd if rd == 0, keep rd value otherwise Instruction encoded in CL instruction format.

Decode Variables

```
Bits<3> rs1 = $encoding[9:7];
Bits<3> rd = $encoding[4:2];
```

Operation

```
XReg reg = creg2reg(rd);
XReg src = creg2reg(rs1);
XReg orig_val = X[reg];
X[reg] = (orig_val == 0) ? X[src] : orig_val;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.26. qc.c.pttrace


Synopsis

Tracing pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.c.pttrace
```

Encoding



Description

The tracing instruction have no explicit arguments. Implicit arguments defined by simulation environment implementation. Instruction is used to signal simulator to collect some tracing information. Instruction encoded in CI instruction format.

Decode Variables

qc.c.pttrace has no decode variables.

Operation

```
XReg func = 9;
XReg arg = 0;
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.27. qc.c.setint


Synopsis

Set interrupt (Register)

Mnemonic

```
qc.c.setint  rs1
```

Encoding



Description

Set interrupt, interrupt number is in rs1. Instruction encoded in CI instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[11:7];
```

Operation

```
Bits<12> MCLICIP0_ADDR = qc.mclicip0.address();
XReg idx = rs1 / 32;
XReg bit = rs1 % 32;
Csr pre_csr = direct_csr_lookup(MCLICIP0_ADDR + idx);
csr_sw_write(pre_csr, csr_sw_read(pre_csr) | (32'b1 << bit));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.28. qc.c.sync


Synopsis

Non-memory-mapped device read-after-write synchronization to completion

Mnemonic

qc.c.sync slist

Encoding



Description

This synchronization instruction delays execution till last read (input) from non-memory-mapped device transactions are completed for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 3-bit encoding of 5-bit bitmask field that specifies up to five pre-defined devices. Values of bitmask encoding supported: 0,1,2,4,8,16,15,31 Instruction encoded in CB instruction format.

Decode Variables

Bits<3> slist = \$encoding[9:7];

Operation

```

Bits<5> bitmask;
if (slist == 0) {
    bitmask = 0;
} else if (slist < 6) {
    XReg shift = slist - 1;
    bitmask = (5'b1 << shift);
} else {
    XReg shift = slist - 2;
    bitmask = (5'b1 << shift) - 1;
}
fence_tso();
sync_read_after_write_device(true, bitmask);

```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.29. qc.c.syncr


Synopsis

Non-memory-mapped device read-after-write synchronization

Mnemonic

```
qc.c.syncr  slist
```

Encoding



Description

This synchronization instruction delays execution till last read (input) from non-memory-mapped device transactions are started for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 3-bit encoding of 5-bit bitmask field that specifies up to five pre-defined devices. Values of bitmask encoding supported: 0,1,2,4,8,16,15,31 Instruction encoded in CB instruction format.

Decode Variables

```
Bits<3> slist = $encoding[9:7];
```

Operation

```
Bits<5> bitmask;
if (slist == 0) {
    bitmask = 0;
} else if (slist < 6) {
    XReg shift = slist - 1;
    bitmask = (5'b1 << shift);
} else {
    XReg shift = slist - 2;
    bitmask = (5'b1 << shift) - 1;
}
fence_tso();
sync_read_after_write_device(false, bitmask);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.30. qc.c.syncwf


Synopsis

Non-memory-mapped device write-after-read synchronization

Mnemonic

```
qc.c.syncwf  slist
```

Encoding



Description

This synchronization instruction delays execution till last write (output) to non-memory-mapped device transactions are started for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 3-bit encoding of 5-bit bitmask field that specifies up to five pre-defined devices. Values of bitmask encoding supported: 0,1,2,4,8,16,15,31 Instruction encoded in CB instruction format.

Decode Variables

```
Bits<3> slist = $encoding[9:7];
```

Operation

```
Bits<5> bitmask;
if (slist == 0) {
    bitmask = 0;
} else if (slist < 6) {
    XReg shift = slist - 1;
    bitmask = (5'b1 << shift);
} else {
    XReg shift = slist - 2;
    bitmask = (5'b1 << shift) - 1;
}
fence_tso();
sync_write_after_read_device(false, bitmask);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.31. qc.c.syncwl


Synopsis

Non-memory-mapped device write-after-read synchronization to completion

Mnemonic

```
qc.c.syncwl  slist
```

Encoding



Description

This synchronization instruction delays execution till last write (output) to non-memory-mapped device transactions are completed for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 3-bit encoding of 5-bit bitmask field that specifies up to five pre-defined devices. Values of bitmask encoding supported: 0,1,2,4,8,16,15,31 Instruction encoded in CB instruction format.

Decode Variables

```
Bits<3> slist = $encoding[9:7];
```

Operation

```
Bits<5> bitmask;
if (slist == 0) {
    bitmask = 0;
} else if (slist < 6) {
    XReg shift = slist - 1;
    bitmask = (5'b1 << shift);
} else {
    XReg shift = slist - 2;
    bitmask = (5'b1 << shift) - 1;
}
fence_tso();
sync_write_after_read_device(true, bitmask);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.33. qc.clrinti


Synopsis

Clear interrupt (Immediate)

Mnemonic

```
qc.clrinti imm
```

Encoding



Description

Clear interrupt, interrupt number is in `imm` (0 - 1023). Instruction encoded in R instruction format.

Decode Variables

```
Bits<10> imm = $encoding[24:15];
```

Operation

```
Bits<12> MCLICIP0_ADDR = qc.mclicip0.address();
XReg idx = imm / 32;
XReg bit = imm % 32;
Csr pre_csr = direct_csr_lookup(MCLICIP0_ADDR + idx);
csr_sw_write(pre_csr, csr_sw_read(pre_csr) & ~(32'b1 << bit));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.34. qc.compress2


Synopsis

Bit compression (every 2nd bit)

Mnemonic

```
qc.compress2 rd, rs1
```

Encoding



Description

Bit compression (every 2nd bit) of rs1, zero-pad bits [31:16] of the result. Write result to rd. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][14], X[rs1][12], X[rs1][10], X[rs1][8], X[rs1][6], X[rs1][4],
X[rs1][2], X[rs1][0]};
XReg b1 = {X[rs1][30], X[rs1][28], X[rs1][26], X[rs1][24], X[rs1][22], X[rs1][20],
X[rs1][18], X[rs1][16]};
X[rd] = {16'b0, b1[7:0], b0[7:0]};
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.35. qc.compress3


Synopsis

Bit compression (every 3rd bit)

Mnemonic

```
qc.compress3 rd, rs1
```

Encoding



Description

Bit compression (every 3rd bit) of rs1, zero-pad bits [31:11] of the result. Write result to rd. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][21], X[rs1][18], X[rs1][15], X[rs1][12], X[rs1][9], X[rs1][6], X[rs1][3], X[rs1][0]};
XReg b1 = {5'b0, X[rs1][30], X[rs1][27], X[rs1][24]};
X[rd] = {21'b0, b1[2:0], b0[7:0]};
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.36. qc.csrrwr


Synopsis

Atomic Read/Write CSR (Register)

Mnemonic

```
qc.csrrwr rd, rs1, rs2
```

Encoding



Description

Atomically swap values in the CSRs and integer registers. Read the old value of the CSR, zero-extends the value to XLEN bits, and then write it to integer register rd. The CSR number is in rs2 register. The initial value in rs1 is written to the CSR. If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg csr_addr = X[rs2];
Csr csr = direct_csr_lookup(csr_addr);
if (rd != 0) {
    X[rd] = csr_sw_read(csr);
}
csr_sw_write(csr, X[rs1]);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicsr	~> 0.1.0

6.37. qc.csrrwri


Synopsis

Atomic Read/Write CSR (Register) Immediate

Mnemonic

```
qc.csrrwri rd, imm, rs2
```

Encoding



Description

Atomically write CSR using a 5-bit immediate `imm`, and load the previous value into `rd`. Read the old value of the CSR, zero-extends the value to `XLEN` bits, and then write it to integer register `rd`. The CSR number is in `rs2` register. The 5-bit `uimm` field is zero-extended and written to the CSR. If `rd = x0`, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> imm = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg csr_addr = X[rs2];
Csr csr = direct_csr_lookup(csr_addr);
if (rd != 0) {
    X[rd] = csr_sw_read(csr_addr);
}
csr_sw_write(csr, {{MXLEN - 5{1'b0}}}, imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicsr	~> 0.1.0

6.38. qc.cto


Synopsis

Count trailing ones

Mnemonic

```
qc.cto rd, rs1
```

Encoding



Description

Count the number of ones before the first zero in rs1, starting from the LSB and progressing to the MSB. Accordingly, if the input is ~0, the output is XLEN, and if the least-significant bit of the input is a 0, the output is 0. Output written to rd. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = lowest_set_bit(~X[rs1]);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.39. qc.e.addai


Synopsis

Add immediate

Mnemonic

```
qc.e.addai rd, imm
```

Encoding



Description

Add a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`. Instruction encoded in QC.EAI instruction format.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] + imm;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.40. qc.e.addi


Synopsis

Add immediate

Mnemonic

```
qc.e.addi rd, rs1, imm
```

Encoding



Description

Add a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] + sext(imm, 26);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.41. qc.e.andai


Synopsis

And immediate

Mnemonic

```
qc.e.andai rd, imm
```

Encoding



Description

And a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`. Instruction encoded in QC.EAI instruction format.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] & imm;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.42. qc.e.andi


Synopsis

Add immediate

Mnemonic

```
qc.e.andi rd, rs1, imm
```

Encoding



Description

And a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] & sext(imm, 26);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.43. qc.e.beqi


Synopsis

Branch on equal (immediate)

Mnemonic

```
qc.e.beqi  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is equal to the signed immediate imm Instruction encoded in QC.EB instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<16> imm = $encoding[47:32];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {
    jump_halfword($pc + $signed(offset));
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.44. qc.e.bgei


Synopsis

Branch on greater than or equal (immediate)

Mnemonic

```
qc.e.bgei  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is greater than or equal to the immediate imm. Instruction encoded in QC.EB instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.45. qc.e.bgeui


Synopsis

Branch on greater than or equal unsigned (immediate)

Mnemonic

```
qc.e.bgeui  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is greater than or equal to the unsigned immediate imm. Instruction encoded in QC.EB instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<16> imm = $encoding[47:32];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] >= imm) {
    jump_halfword($pc + $signed(offset));
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.46. qc.e.blti


Synopsis

Branch on less than (immediate)

Mnemonic

```
qc.e.blti  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is less than the immediate imm. Instruction encoded in QC.EB instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.47. qc.e.bltui


Synopsis

Branch on less than unsigned (immediate)

Mnemonic

```
qc.e.bltui  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is less than the unsigned immediate imm. Instruction encoded in QC.EB instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<16> imm = $encoding[47:32];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] < imm) {
    jump_halfword($pc + $signed(offset));
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.48. qc.e.bnei


Synopsis

Branch on not equal (immediate)

Mnemonic

```
qc.e.bnei  rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is not equal to the signed immediate imm. Instruction encoded in QC.EB instruction format.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {  
    jump_halfword($pc + $signed(offset));  
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibi	~> 0.1.0

6.49. qc.e.j


Synopsis

Jump

Mnemonic

```
qc.e.j  imm
```

Encoding



Description

Jump to a PC-relative offset. Instruction encoded in QC.EJ instruction format.

Decode Variables

```
signed Bits<32> imm = sext({$encoding[47:32], $encoding[19:17], $encoding[31],  
$encoding[7], $encoding[30:25], $encoding[11:8], 1'd0});
```

Operation

```
jump_halfword($pc + imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilb	~> 0.1.0

6.50. qc.e.jal


Synopsis

Jump and link

Mnemonic

```
qc.e.jal  imm
```

Encoding



Description

Jump to a PC-relative offset and store the return. Instruction encoded in QC.EJ instruction format. address in x1.

Decode Variables

```
signed Bits<32> imm = sext({$encoding[47:32], $encoding[19:17], $encoding[31],  
$encoding[7], $encoding[30:25], $encoding[11:8], 1'd0});
```

Operation

```
XReg retrun_addr = $pc + 6;  
jump_halfword($pc + imm);  
X[1] = retrun_addr;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilb	~> 0.1.0

6.51. qc.e.lb


Synopsis

Load byte

Mnemonic

```
qc.e.lb rd, imm(rs1)
```

Encoding



Description

Load 8 bits of data into register rd from an address formed by adding rs1 to a signed offset imm. Sign extend the result. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = sext(read_memory<8>(virtual_address, $encoding), 8);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.52. qc.e.lbu


Synopsis

Load byte unsigned

Mnemonic

```
qc.e.lbu rd, imm(rs1)
```

Encoding



Description

Load 8 bits of data into register rd from an address formed by adding rs1 to a signed offset imm. Zero extend the result. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = read_memory<8>(virtual_address, $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.53. qc.e.lh


Synopsis

Load halfword

Mnemonic

```
qc.e.lh rd, imm(rs1)
```

Encoding



Description

Load 16 bits of data into register `rd` from an address formed by adding `rs1` to a signed offset `imm`. Sign extend the result. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = sext(read_memory<16>(virtual_address, $encoding), 16);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.54. qc.e.lhu


Synopsis

Load halfword unsigned

Mnemonic

```
qc.e.lhu rd, imm(rs1)
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to a signed offset imm. Zero extend the result. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = read_memory<16>(virtual_address, $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.55. qc.e.li


Synopsis

Load immediate large

Mnemonic

```
qc.e.li rd, imm
```

Encoding



Description

Loads the 32-bit immediate `imm` into `rd`. Instruction encoded in QC.EAI instruction format.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = imm;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcili	~> 0.1.0

6.56. qc.e.lw


Synopsis

Load word

Mnemonic

```
qc.e.lw rd, imm(rs1)
```

Encoding



Description

Load 32 bits of data into register `rd` from an address formed by adding `rs1` to a signed offset `imm`. Sign extend the result. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = read_memory<32>(virtual_address, $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.57. qc.e.orai


Synopsis

Or immediate

Mnemonic

```
qc.e.orai rd, imm
```

Encoding



Description

Or a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`. Instruction encoded in QC.EAI instruction format.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] | imm;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.58. qc.e.ori


Synopsis

Or immediate

Mnemonic

```
qc.e.ori rd, rs1, imm
```

Encoding



Description

Or a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] | sext(imm, 26);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.59. qc.e.sb


Synopsis

Store byte

Mnemonic

```
qc.e.sb  rs2, imm(rs1)
```

Encoding



Description

Store 8 bits of data from register rs2 to an address formed by adding rs1 to a signed offset imm. Instruction encoded in QC.ES instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:25], $encoding[11:7] };
Bits<5>  rs2 = $encoding[24:20];
Bits<5>  rs1 = $encoding[19:15];
```

Operation

```
XReg virtual_address = X[rs1] + $signed(imm);
write_memory<8>(virtual_address, X[rs2][7:0], $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.60. qc.e.sh


Synopsis

Store halfword

Mnemonic

```
qc.e.sh  rs2, imm(rs1)
```

Encoding



Description

Store 16 bits of data from register rs2 to an address formed by adding rs1 to a signed offset imm. Instruction encoded in QC.ES instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:25], $encoding[11:7] };
Bits<5>  rs2 = $encoding[24:20];
Bits<5>  rs1 = $encoding[19:15];
```

Operation

```
XReg virtual_address = X[rs1] + $signed(imm);
write_memory<16>(virtual_address, X[rs2][15:0], $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.61. qc.e.sw


Synopsis

Store word

Mnemonic

```
qc.e.sw  rs2, imm(rs1)
```

Encoding



Description

Store 32 bits of data from register rs2 to an address formed by adding rs1 to a signed offset imm. Instruction encoded in QC.ES instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:25], $encoding[11:7] };
Bits<5>  rs2 = $encoding[24:20];
Bits<5>  rs1 = $encoding[19:15];
```

Operation

```
XReg virtual_address = X[rs1] + $signed(imm);
write_memory<32>(virtual_address, X[rs2][31:0], $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilo	~> 0.1.0

6.62. qc.e.xorai


Synopsis

Exclusive Or immediate

Mnemonic

```
qc.e.xorai rd, imm
```

Encoding



Description

Exclusive or a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`. Instruction encoded in QC.EAI instruction format.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] ^ imm;
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.63. qc.e.xori


Synopsis

Exclusive Or immediate

Mnemonic

```
qc.e.xori rd, rs1, imm
```

Encoding



Description

Exclusive or a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`. Instruction encoded in QC.EI instruction format.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] ^ sext(imm, 26);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilia	~> 0.1.0

6.65. qc.expand3


Synopsis

Bit expansion (every 3rd bit)

Mnemonic

```
qc.expand3  rd, rs1
```

Encoding



Description

Bit expansion (every 3rd bit) of rs1, bits [31:11] of rs1 are ignored. Write result to rd. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][2], X[rs1][2], X[rs1][1], X[rs1][1], X[rs1][1], X[rs1][0], X
[rs1][0], X[rs1][0]};
XReg b1 = {X[rs1][5], X[rs1][4], X[rs1][4], X[rs1][4], X[rs1][3], X[rs1][3], X
[rs1][3], X[rs1][2]};
XReg b2 = {X[rs1][7], X[rs1][7], X[rs1][7], X[rs1][6], X[rs1][6], X[rs1][6], X
[rs1][5], X[rs1][5]};
XReg b3 = {X[rs1][10], X[rs1][10], X[rs1][9], X[rs1][9], X[rs1][9], X[rs1][8],
X[rs1][8], X[rs1][8]};
X[rd] = {b3[7:0], b2[7:0], b1[7:0], b0[7:0]};
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.66. qc.ext


Synopsis

Extract bits signed

Mnemonic

```
qc.ext rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from rs1 into rd, and sign-extend the result. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
XReg unsigned_extraction = (X[rs1] >> shamt) & ((32'b1 << width) - 1);
X[rd] = sext(unsigned_extraction, width);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.67. qc.extd


Synopsis

Extract bits from pair signed (Immediate)

Mnemonic

```
qc.extd rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset (into the pair) of the subset is determined by shamt. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = width_minus1 + 1;
X[rd] = sext((pair >> shamt) & ((32'b1 << width) - 1), width);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.68. qc.extdpr


Synopsis

Extract bits from pair signed, packed descriptor (Register)

Mnemonic

```
qc.extdpr rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by rs2 bits [13:8] (0..32), and the offset of the subset is determined by rs2 bits [5:0] (0..63). In case when rs2 bit [13] == 1 width is enforced to 32. In case when width == 0, to the destination register written 0. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width_bits = X[rs2][13:8];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][5:0];
if (width > 0) {
    X[rd] = sext((pair >> shamt) & ((32'b1 << width) - 1), width);
} else {
    X[rd] = 0;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.69. qc.extdprh


Synopsis

Extract bits from pair signed, packed descriptor high part (Register)

Mnemonic

```
qc.extdprh rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by rs2 bits [29:24] (0..32), and the offset of the subset is determined by rs2 bits [21:16] (0..63). In case when rs2 bit [29] == 1 width is enforced to 32. In case when width == 0, to the destination register written 0. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width_bits = X[rs2][29:24];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][21:16];
if (width > 0) {
    X[rd] = sext((pair >> shamt) & ((32'b1 << width) - 1), width);
} else {
    X[rd] = 0;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.70. qc.extdr


Synopsis

Extract bits from pair signed (Register)

Mnemonic

```
qc.extdr rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by rs2 bits [21:16] (0..32), and the offset of the subset is determined by rs2 bits [5:0] (0..63). In case when rs2 bit [21] == 1 width is enforced to 32. In case when width == 0, to the destination register written 0. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width_bits = X[rs2][21:16];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][5:0];
if (width > 0) {
    X[rd] = sext((pair >> shamt) & ((32'b1 << width) - 1), width);
} else {
    X[rd] = 0;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.71. qc.extdu


Synopsis

Extract bits from pair unsigned (Immediate)

Mnemonic

```
qc.extdu rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset (into the pair) of the subset is determined by shamt. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = width_minus1 + 1;
X[rd] = (pair >> shamt) & ((32'b1 << width) - 1);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.72. qc.extdupr


Synopsis

Extract bits from pair unsigned, packed descriptor (Register)

Mnemonic

```
qc.extdupr rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by rs2 bits [13:8] (0..32), and the offset of the subset is determined by rs2 bits [5:0] (0..63). In case when rs2 bit [13] == 1 width is enforced to 32. In case when width == 0, to the destination register written 0. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width_bits = X[rs2][13:8];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][5:0];
if (width > 0) {
    X[rd] = (pair >> shamt) & ((32'b1 << width) - 1);
} else {
    X[rd] = 0;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.73. qc.extduprh


Synopsis

Extract bits from pair unsigned, packed descriptor high part (Register)

Mnemonic

```
qc.extduprh rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by rs2 bits [29:24] (0..32), and the offset of the subset is determined by rs2 bits [21:16] (0..63). In case when rs2 bit [29] == 1 width is enforced to 32. In case when width == 0, to the destination register written 0. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width_bits = X[rs2][29:24];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][21:16];
if (width > 0) {
    X[rd] = (pair >> shamt) & ((32'b1 << width) - 1);
} else {
    X[rd] = 0;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.74. qc.extdur


Synopsis

Extract bits from pair unsigned (Register)

Mnemonic

```
qc.extdur rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by rs2 bits [21:16] (0..32), and the offset of the subset is determined by rs2 bits [5:0] (0..63). In case when rs2 bit [21] == 1 width is enforced to 32. In case when width == 0, to the destination register written 0. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, MXLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width_bits = X[rs2][21:16];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][5:0];
if (width > 0) {
    X[rd] = (pair >> shamt) & ((32'b1 << width) - 1);
} else {
    X[rd] = 0;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.75. qc.extu


Synopsis

Extract bits unsigned

Mnemonic

```
qc.extu rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from rs1 into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
X[rd] = (X[rs1] >> shamt) & ((32'b1 << width) - 1);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.76. qc.insb


Synopsis

Insert bits (Register)

Mnemonic

```
qc.insb rd, rs1, width, shamt
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
XReg mask = ((32'b1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.77. qc.insbh


Synopsis

Insert bits in 64-bit higher part (Register)

Mnemonic

```
qc.insbh rd, rs1, width, shamt
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. Instruction intended for insertion bits into bitfield within 64-bits, when bitfield crosses 32-bit boundary. Lower part of 64-bit destination is inserted using QC32.INSB, higher part using QC32.INSBH. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt. In case when width + offset < 33, the destination register is left unchanged. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
if (width + shamt > 32) {
    XReg shifted_one = 32'b1 << (width + shamt - 32);
    XReg mask = (shifted_one - 1);
    XReg orig_val = X[rd];
    XReg shifted_rs1 = X[rs1] >> (32 - shamt);
    X[rd] = (orig_val & ~mask) | (shifted_rs1 & mask);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.78. qc.insbhr


Synopsis

Insert bits in 64-bit higher part (Register)

Mnemonic

```
qc.insbhr rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. Instruction intended for insertion bits into bitfield within 64-bits, when bitfield crosses 32-bit boundary. Lower part of 64-bit destination is inserted using QC32.INSBR, higher part using QC32.INSBHR. The width of the subset is determined by rs2 bits [21:16] (0..32), and the offset of the subset is determined by rs2 bits [4:0]. In case when width + offset < 33 or width == 0, the destination register is left unchanged. In case when rs2 bit [21] == 1 width is enforced to 32. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width_bits = X[rs2][21:16];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][4:0];
if ((width + shamt > 32) && (width > 0)) {
    XReg shifted_one = 32'b1 << (width + shamt - 32);
    XReg mask = (shifted_one - 1);
    XReg orig_val = X[rd];
    XReg shifted_rs1 = X[rs1] >> (32 - shamt);
    X[rd] = (orig_val & ~mask) | (shifted_rs1 & mask);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.79. qc.insbi


Synopsis

Insert bits (Immediate)

Mnemonic

```
qc.insbi rd, imm, width, shamt
```

Encoding



Description

Insertion of a subset of bits of an imm into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> imm = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
XReg mask = ((32'b1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((imm << shamt) & mask);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.80. qc.insbpr


Synopsis

Insert bits, packed descriptor (Register)

Mnemonic

```
qc.insbpr rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by rs2 bits [13:8] (0..32), and the offset of the subset is determined by rs2 bits [4:0]. In case when width == 0, the destination register is left unchanged. In case when rs2 bit [13] == 1 width is enforced to 32. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width_bits = X[rs2][13:8];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][4:0];
if (width > 0) {
    XReg mask = ((32'b1 << width) - 1) << shamt;
    XReg orig_val = X[rd];
    X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.81. qc.insbprh


Synopsis

Insert bits, packed descriptor high part (Register)

Mnemonic

```
qc.insbprh rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by rs2 bits [29:24] (0..32), and the offset of the subset is determined by rs2 bits [20:16]. In case when width == 0, the destination register is left unchanged. In case when rs2 bit [29] == 1 width is enforced to 32. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width_bits = X[rs2][29:24];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][20:16];
if (width > 0) {
    XReg mask = ((32'b1 << width) - 1) << shamt;
    XReg orig_val = X[rd];
    X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.82. qc.insbr


Synopsis

Insert bits (Register)

Mnemonic

```
qc.insbr rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by rs2 bits [21:16] (0..32), and the offset of the subset is determined by rs2 bits [4:0]. In case when width == 0, the destination register is left unchanged. In case when rs2 bit [21] == 1 width is enforced to 32. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width_bits = X[rs2][21:16];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs2][4:0];
if (width > 0) {
    XReg mask = ((32'b1 << width) - 1) << shamt;
    XReg orig_val = X[rd];
    X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.83. qc.insbri


Synopsis

Insert bits (Immediate)

Mnemonic

```
qc.insbri rd, rs1, imm
```

Encoding



Description

Insertion of a subset of bits of an `imm` into `rd`. The width of the subset is determined by `rs1` bits [21:16] (0..32), and the offset of the subset is determined by `rs1` bits [4:0]. In case when `width == 0`, the destination register is left unchanged. In case when `rs1` bit [21] == 1 width is enforced to 32. Instruction encoded in I instruction format.

Decode Variables

```
Bits<11> imm = $encoding[30:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width_bits = X[rs1][21:16];
XReg width = (width_bits > 32) ? 32 : width_bits;
XReg shamt = X[rs1][4:0];
if (width > 0) {
    XReg mask = ((32'b1 << width) - 1) << shamt;
    XReg orig_val = X[rd];
    X[rd] = (orig_val & ~mask) | ((imm << shamt) & mask);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcibm	~> 0.1.0

6.85. qc.li


Synopsis

Load immediate large

Mnemonic

```
qc.li rd, imm
```

Encoding



Description

Loads the 20-bit immediate `imm` into `rd`. Instruction encoded in U instruction format.

Decode Variables

```
Bits<20> imm = { $encoding[31], $encoding[15:12], $encoding[30:16] };
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = sext(imm, 20);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcili	~> 0.1.0

6.86. qc.lieq


Synopsis

Conditional load immediate if equal (Register)

Mnemonic

```
qc.lieq rd, rs1, rs2, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is equal to value rs2. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] == X[rs2]) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.87. qc.lieqi


Synopsis

Conditional load immediate if equal (Immediate)

Mnemonic

```
qc.lieqi rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is equal to value imm. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.88. qc.lige


Synopsis

Conditional load immediate if great or equal than (Register)

Mnemonic

```
qc.lige rd, rs1, rs2, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is great or equal than value rs2. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(X[rs2])) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.89. qc.ligei


Synopsis

Conditional load immediate if great or equal than (Immediate)

Mnemonic

```
qc.ligei rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is great or equal than value imm. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.90. qc.ligeu


Synopsis

Conditional load immediate if great or equal than unsigned (Register)

Mnemonic

```
qc.ligeu rd, rs1, rs2, simm
```

Encoding



Description

Move simm to rd if the unsigned value in rs1 is great or equal than unsigned value rs2. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= X[rs2]) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.91. qc.ligeui


Synopsis

Conditional load immediate if great or equal than unsigned (Immediate)

Mnemonic

```
qc.ligeui rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the unsigned value in rs1 is great or equal than unsigned value imm. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= imm) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.92. qc.lilt


Synopsis

Conditional load immediate if less than (Register)

Mnemonic

```
qc.lilt rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is less than value `rs2`. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(X[rs2])) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.93. qc.lilti


Synopsis

Conditional load immediate if less than (Immediate)

Mnemonic

```
qc.lilti rd, rs1, imm, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is less than value `imm`. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.94. qc.liltu


Synopsis

Conditional load immediate if less than unsigned (Register)

Mnemonic

```
qc.liltu rd, rs1, rs2, simm
```

Encoding



Description

Move simm to rd if the unsigned value in rs1 is less than unsigned value rs2. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < X[rs2]) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.95. qc.liltui


Synopsis

Conditional load immediate if less than unsigned (Immediate)

Mnemonic

```
qc.liltui rd, rs1, imm, simm
```

Encoding



Description

Move `simm` to `rd` if the unsigned value in `rs1` is less than unsigned value `imm`. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < imm) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.96. qc.line


Synopsis

Conditional load immediate if not equal (Register)

Mnemonic

```
qc.line rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is not equal to value `rs2`. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) != $signed(X[rs2])) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.97. qc.linei


Synopsis

Conditional load immediate if not equal (Immediate)

Mnemonic

```
qc.linei rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is not equal to value imm. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicli	~> 0.1.0

6.98. qc.lrb


Synopsis

Load indexed byte

Mnemonic

```
qc.lrb rd, rs1, rs2, shamt
```

Encoding



Description

Load 8 bits of data into register `rd` from an address formed by adding `rs1` to `rs2`, shifted by `shamt`. Sign extend the result. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = sext(read_memory<8>(virtual_address, $encoding), 8);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.99. qc.lrbu


Synopsis

Load indexed unsigned byte

Mnemonic

```
qc.lrbu rd, rs1, rs2, shamt
```

Encoding



Description

Load 8 bits of data into register `rd` from an address formed by adding `rs1` to `rs2`, shifted by `shamt`. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = read_memory<8>(virtual_address, $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.100. qc.lrh


Synopsis

Load indexed halfword

Mnemonic

```
qc.lrh rd, rs1, rs2, shamt
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt. Sign extend the result. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = sext(read_memory<16>(virtual_address, $encoding), 16);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.101. qc.lrhu


Synopsis

Load indexed unsigned halfword

Mnemonic

```
qc.lrhu rd, rs1, rs2, shamt
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = read_memory<16>(virtual_address, $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.102. qc.lrw


Synopsis

Load indexed word

Mnemonic

```
qc.lrw rd, rs1, rs2, shamt
```

Encoding



Description

Load 32 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = read_memory<32>(virtual_address, $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.103. qc.lwm


Synopsis

Load word multiple

Mnemonic

```
qc.lwm rd, rs2, imm(rs1)
```

Encoding



Description

Loads multiple words starting from address (rs1 + imm) to registers, starting from rd. The number of words is in rs2. Instruction encoded in R instruction format.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
XReg num_words = X[rs2];
raise(ExceptionCode::IllegalInstruction, effective_ldst_mode(), $encoding) if
(rd + num_words) > 32;
for (U32 i = 0; i < num_words; i++) {
    X[rd + i] = read_memory<32>(vaddr, $encoding);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilsm	~> 0.1.0

6.104. qc.lwmi


Synopsis

Load word multiple (Immediate)

Mnemonic

```
qc.lwmi rd, length, imm(rs1)
```

Encoding



Description

Loads multiple words starting from address (rs1 + imm) to registers, starting from rd. The number of words is in the length immediate. Instruction encoded in R instruction format.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> length = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
raise(ExceptionCode::IllegalInstruction, effective_ldst_mode(), $encoding) if
(rd + length) > 32;
for (U32 i = 0; i < length; i++) {
    X[rd + i] = read_memory<32>(vaddr, $encoding);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilsm	~> 0.1.0

6.105. qc.muliadd


Synopsis

Multiply and accumulate (Immediate)

Mnemonic

```
qc.muliadd rd, rs1, imm
```

Encoding



Description

Increments `rd` by the multiplication of `rs1` and a signed immediate `imm`. Instruction encoded in I instruction format.

Decode Variables

```
Bits<12> imm = $encoding[31:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg orig_val = X[rd];
X[rd] = orig_val + (X[rs1] * sext(imm, 12));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciac	~> 0.1.0

6.106. qc.mveq


Synopsis

Conditional move if equal (Register)

Mnemonic

```
qc.mveq rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is equal to value rs2. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] == X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.107. qc.mveqi


Synopsis

Conditional move if equal (Immediate)

Mnemonic

```
qc.mveqi rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is equal to value of imm. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.108. qc.mvge


Synopsis

Conditional move if great or equal than (Register)

Mnemonic

```
qc.mvge rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is great or equal than value rs2. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(X[rs2])) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.109. qc.mvgei


Synopsis

Conditional move if great or equal than (Immediate)

Mnemonic

```
qc.mvgei rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is great or equal than value of imm. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.110. qc.mvgeu


Synopsis

Conditional move if great or equal than unsigned (Register)

Mnemonic

```
qc.mvgeu rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is great or equal than unsigned value rs2. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.111. qc.mvgeui


Synopsis

Conditional move if great or equal than unsigned (Immediate)

Mnemonic

```
qc.mvgeui rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is great or equal than unsigned value of imm. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= imm) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.112. qc.mvlt


Synopsis

Conditional move if less than (Register)

Mnemonic

```
qc.mvlt rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is less than value rs2. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(X[rs2])) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.113. qc.mvlti


Synopsis

Conditional move if less than (Immediate)

Mnemonic

```
qc.mvlti rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is less than value of imm. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.114. qc.mvltu


Synopsis

Conditional move if less than unsigned (Register)

Mnemonic

```
qc.mvltu rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is less than unsigned value rs2. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.115. qc.mvltui


Synopsis

Conditional move if less than unsigned (Immediate)

Mnemonic

```
qc.mvltui rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is less than unsigned value of imm. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < imm) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.116. qc.mvne


Synopsis

Conditional move if not equal (Register)

Mnemonic

```
qc.mvne rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is not equal to value rs2. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] != X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.117. qc.mvnei


Synopsis

Conditional move if not equal (Immediate)

Mnemonic

```
qc.mvnei rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is not equal to value imm. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcicm	~> 0.1.0

6.118. qc.norm


Synopsis

Signed Normalization

Mnemonic

```
qc.norm rd, rs1
```

Encoding



Description

Signed normalization of rs1. Exponent written in bits[7:0] of the result. Mantissa written in bits[31:8] of the result. Write result to rd. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation


```
XReg clz = (xlen() - 1) - $signed(highest_set_bit(X[rs1]));
XReg clo = (xlen() - 1) - $signed(highest_set_bit(~X[rs1]));
XReg mnt = (X[rs1][31] == 1) ? (X[rs1] << (clo - 1)) : (X[rs1] << (clz - 1));
XReg exp = (X[rs1][31] == 1) ? (-(clo - 1)) : (-(clz - 1));
X[rd] = {mnt[31:8], exp[7:0]};
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

Unsigned Even Normalization

```
qc.normeu    rd, rs1
```



Unsigned even normalization of rs1 (exponent is even). Even exponent written in bits[7:0] of the result. Mantissa (based on even exponent) written in bits[31:8] of the result. Write result to rd. Instruction encoded in I instruction format.

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

```
XReg clz = xlen() - 1) - $signed(highest_set_bit(X[rs1]) & ~1);
XReg mnt = (X[rs1] << (clz & ~1));
XReg exp = (-(clz & ~1));
X[rd] = {mnt[31:8], exp[7:0]};
```

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.121. qc.outw


Synopsis

Output word to non-memory-mapped device

Mnemonic

```
qc.outw rs2, imm(rs1)
```

Encoding



Description

Output 32 bits of data from register rs2 to a non-memory-mapped device. Such devices have own address space, unrelated to memory map. Device space address formed by adding rs1 to to a unsigned offset imm. Instruction encoded in I instruction format.

Decode Variables

```
Bits<14> imm = {$encoding[31:20], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[11:7];
```

Operation

```
XReg device_address = X[rs1] + imm;
write_device_32(device_address, X[rs2]);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciio	~> 0.1.0

6.122. qc.pcoredump


Synopsis

Print core dump pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.pcoredump
```

Encoding



Description

The print core dump instruction calls simulation environment with no explicit arguments. Implicit arguments are all general purpose registers and CSRs. Simulation environment expected to print the core dump on its console or standard output. The core dump format and content are defined by simulation environment. Instruction encoded in I instruction format.

Decode Variables

qc.pcoredump has no decode variables.

Operation

```
XReg func = 8;
XReg arg = 0;
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.123. qc.pexit


Synopsis

Exit call with register argument pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.pexit  rs1
```

Encoding



Description

The Exit call instruction calls simulation environment with unsigned rs1 explicit argument. Simulation environment is expected to complete its execution and return to the system with exit code provided in rs1. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg func = 12;
XReg arg = X[rs1];
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.124. qc.ppreg


Synopsis

Print register pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.ppreg  rs1
```

Encoding



Description

The print register instruction calls simulation environment with `rs1` explicit argument. Simulation environment expected to print the register value on its console or standard output. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg func = 2;
XReg arg = X[rs1];
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.125. qc.ppregs


Synopsis

Print all registers pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.ppregs
```

Encoding



Description

The print registers instruction calls simulation environment with no explicit arguments. Implicit arguments are all general purpose registers. Simulation environment expected to print the all registers value on its console or standard output. Instruction encoded in I instruction format.

Decode Variables

qc.ppregs has no decode variables.

Operation

```
XReg func = 3;
XReg arg = 0;
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.126. qc.pputc


Synopsis

Print character passed in register argument pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.pputc  rs1
```

Encoding



Description

The print character instruction calls simulation environment with rs1 explicit argument. Simulation environment expected to print the character on its console or standard output. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg func = 4;
XReg arg = X[rs1];
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.127. qc.pputci


Synopsis

Print character passed in the immediate argument pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.pputci imm
```

Encoding



Description

The print character instruction calls simulation environment with unsigned `imm` explicit argument. Simulation environment expected to print the 8-bit character on its console or standard output. Instruction encoded in I instruction format.

Decode Variables

```
Bits<8> imm = $encoding[27:20];
```

Operation

```
XReg func = 5;
XReg arg = imm;
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.128. qc.pputs


Synopsis

Print string pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.pputs  rs1
```

Encoding



Description

The print string instruction calls simulation environment with `rs1` explicit argument. The argument assumed to be pointer to the string in target simulated memory. Simulation environment expected to print the string on its console or standard output. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg func = 6;
XReg arg = X[rs1];
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.129. qc.psyscall


Synopsis

System call with register argument pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.psyscall  rs1
```

Encoding



Description

The System call instruction calls simulation environment with unsigned rs1 explicit argument. Additional implicit arguments defined by simulation environment implementation. Instruction is used to call simulator to execute function according to the argument. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg func = 10;
XReg arg = X[rs1];
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.130. qc.psyscalli


Synopsis

System call with immediate argument pseudo-instruction (hint) working only in simulation environment

Mnemonic

```
qc.psyscalli imm
```

Encoding



Description

The System call instruction calls simulation environment with unsigned `imm` explicit argument. Additional implicit arguments defined by simulation environment implementation. Instruction is used to call simulator to execute function according to the argument. Instruction encoded in I instruction format.

Decode Variables

```
Bits<10> imm = $encoding[29:20];
```

Operation

```
XReg func = 11;
XReg arg = imm;
iss_syscall(func, arg);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisim	~> 0.1.0

6.131. qc.selecteqi


Synopsis

Select load immediate or register if equal (Immediate)

Mnemonic

```
qc.selecteqi rd, imm, rs2, rs3
```

Encoding



Description

Move rs2 to rd if the value in rd is equal to value imm, move rs3 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) == $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.132. qc.selectieq


Synopsis

Select load immediate or register if equal (Register)

Mnemonic

```
qc.selectieq rd, rs1, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is equal to value rs1, move simm2 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rd] == X[rs1]) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.133. qc.selectieqi


Synopsis

Select load immediate or register if equal (Immediate)

Mnemonic

```
qc.selectieqi rd, imm, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is equal to value imm, move simm2 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) == $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.134. qc.selectieq


Synopsis

Select load immediate if equal (Register)

Mnemonic

```
qc.selectieq rd, rs1, simm1, simm2
```

Encoding



Description

Move simm1 to rd if the value in rd is equal to value rs1, move simm2 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> simm1 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) == $signed(X[rs1])) {
    X[rd] = sext(simm1, 5);
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.135. qc.selectiine


Synopsis

Select load immediate if not equal (Register)

Mnemonic

```
qc.selectiine rd, rs1, simm1, simm2
```

Encoding



Description

Move simm1 to rd if the value in rd is not equal to value rs1, move simm2 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> simm1 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(X[rs1])) {
    X[rd] = sext(simm1, 5);
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.136. qc.selectine


Synopsis

Select load immediate or register if not equal (Register)

Mnemonic

```
qc.selectine rd, rs1, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is not equal to value rs1, move simm2 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(X[rs1])) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.137. qc.selectinei


Synopsis

Select load immediate or register if not equal (Immediate)

Mnemonic

```
qc.selectinei rd, imm, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is not equal to value imm, move simm2 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.138. qc.selectnei


Synopsis

Select load immediate or register if not equal (Immediate)

Mnemonic

```
qc.selectnei rd, imm, rs2, rs3
```

Encoding



Description

Move rs2 to rd if the value in rd is not equal to value imm, move rs3 to rd otherwise. Instruction encoded in R4 instruction format.

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = X[rs3];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcics	~> 0.1.0

6.139. qc.setinti


Synopsis

Set interrupt (Immediate)

Mnemonic

```
qc.setinti imm
```

Encoding



Description

Set interrupt, interrupt number is in `imm` (0 - 1023). Instruction encoded in R instruction format.

Decode Variables

```
Bits<10> imm = $encoding[24:15];
```

Operation

```
Bits<12> MCLICIP0_ADDR = qc.mclicip0.address();
XReg idx = imm / 32;
XReg bit = imm % 32;
Csr pre_csr = direct_csr_lookup(MCLICIP0_ADDR + idx);
csr_sw_write(pre_csr, csr_sw_read(pre_csr) | (32'b1 << bit));
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqciint	~> 0.1.0

6.140. qc.setwm


Synopsis

Set word multiple (Register)

Mnemonic

```
qc.setwm  rs3, rs2, imm(rs1)
```

Encoding



Description

Stores the value of rs3 multiple times into the address starting at (rs1 + imm). The number of writes is in rs2 bits [4:0] (0..31). Instruction encoded in R instruction format.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
Bits<32> write_value = X[rs3][31:0];
XReg num_words = X[rs2][4:0];
for (U32 i = 0; i < num_words; i++) {
    write_memory<32>(vaddr, write_value, $encoding);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilsm	~> 0.1.0

6.141. qc.setwmi


Synopsis

Set word multiple (Immediate)

Mnemonic

```
qc.setwmi rs3, length, imm(rs1)
```

Encoding



Description

Stores the value of rs3 multiple times into the address starting at (rs1 + imm). The number of writes is in length. Instruction encoded in R instruction format.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> length = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
Bits<32> write_value = X[rs3][31:0];
for (U32 i = 0; i < length; i++) {
    write_memory<32>(vaddr, write_value, $encoding);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilsm	~> 0.1.0

6.142. qc.shladd


Synopsis

Shift left and add (immediate)

Mnemonic

```
qc.shladd rd, rs1, rs2, shamt
```

Encoding



Description

Left shift *rs1* by *shamt* and add the value in *rs2*. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> shamt = $encoding[29:25];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = (X[rs1] << shamt) + X[rs2];
```

Included in

Extension	Version
Xqci	>= 0.2
Xqciac	~> 0.1.0

6.143. qc.shlsat


Synopsis

Saturating signed left shift

Mnemonic

```
qc.shlsat rd, rs1, rs2
```

Encoding



Description

Left shift rs1 by the value of rs2, and saturate the signed result. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<xlen() * 2> sext_double_width_rs1 = {{xlen()}{X[rs1][xlen() - 1]}}, X[rs1]];
Bits<xlen() * 2> shifted_value = sext_double_width_rs1 << X[rs2][4:0];
Bits<xlen() * 2> most_negative_number = {{(xlen() + 1){1'b1}}, {(xlen() - 1){1'b0}}};
Bits<xlen() * 2> most_positive_number = {{(xlen() + 1){1'b0}}, {(xlen() - 1){1'b1}}};
if ($signed(shifted_value) < $signed(most_negative_number)) {
    X[rd] = most_negative_number[(xlen() - 1):0];
} else if ($signed(shifted_value) > $signed(most_positive_number)) {
    X[rd] = most_positive_number[(xlen() - 1):0];
} else {
    X[rd] = shifted_value[(xlen() - 1):0];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.144. qc.shlusat


Synopsis

Saturating unsigned left shift

Mnemonic

```
qc.shlusat rd, rs1, rs2
```

Encoding



Description

Left shift rs1 by the value of rs2, and saturate the unsigned result. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<xlen() * 2> zext_double_width_rs1 = {{xlen() {1'b0}}, X[rs1]};
Bits<xlen() * 2> shifted_value = zext_double_width_rs1 << X[rs2][4:0];
Bits<xlen() * 2> largest_unsigned_value = {{xlen() {1'b0}}, {xlen() {1'b1}}};
if (shifted_value > largest_unsigned_value) {
    X[rd] = largest_unsigned_value[(xlen() - 1):0];
} else {
    X[rd] = shifted_value[(xlen() - 1):0];
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.145. qc.srb


Synopsis

Store indexed byte

Mnemonic

```
qc.srb  rs3, rs1, rs2, shamt
```

Encoding



Description

Store 8 bits of data from register rs3 to an address formed by adding rs1 to rs2, shifted by shamt. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
write_memory<8>(virtual_address, X[rs3][7:0], $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.146. qc.srh


Synopsis

Store indexed halfword

Mnemonic

```
qc.srh  rs3, rs1, rs2, shamt
```

Encoding



Description

Store 16 bits of data from register rs3 to an address formed by adding rs1 to rs2, shifted by shamt. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
write_memory<16>(virtual_address, X[rs3][15:0], $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.147. qc.srw


Synopsis

Store indexed word

Mnemonic

```
qc.srw  rs3, rs1, rs2, shamt
```

Encoding



Description

Store 32 bits of data from register rs3 to an address formed by adding rs1 to rs2, shifted by shamt. Instruction encoded in R instruction format.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
write_memory<32>(virtual_address, X[rs3][31:0], $encoding);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisls	~> 0.1.0

6.148. qc.subsat


Synopsis

Saturating signed subtraction

Mnemonic

```
qc.subsat rd, rs1, rs2
```

Encoding



Description

Subtract signed values rs1 and rs2, saturate the signed result, and write to rd. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<xlen() + 1> result = X[rs1] - X[rs2];
Bits<xlen() + 1> most_negative_number = {2'b11, {(xlen() - 1){1'b0}}};
Bits<xlen() + 1> most_positive_number = {2'b00, {(xlen() - 1){1'b1}}};
if (X[rs1][xlen() - 1] != X[rs2][xlen() - 1]) {
    if (result[xlen() - 1] != X[rs1][xlen() - 1]) {
        if ($signed(X[rs1]) < 0) {
            result = most_negative_number;
        } else {
            result = most_positive_number;
        }
    }
}
X[rd] = result[(xlen() - 1):0];
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.149. qc.subusat


Synopsis

Saturating unsigned subtraction

Mnemonic

```
qc.subusat rd, rs1, rs2
```

Encoding



Description

Subtract unsigned values rs1 and rs2, saturate the unsigned result, and write to rd. Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = (X[rs1] < X[rs2]) ? 0 : X[rs1] - X[rs2];
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.150. qc.swm


Synopsis

Store word multiple

Mnemonic

```
qc.swm  rs3, rs2, imm(rs1)
```

Encoding



Description

Stores multiple words from the registers starting at rs3 to the address starting at (rs1 + imm). The number of words is in rs2. Instruction encoded in R instruction format.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
XReg num_words = X[rs2];
raise(ExceptionCode::IllegalInstruction, effective_ldst_mode(), $encoding) if
(rs3 + num_words) > 32;
for (U32 i = 0; i < num_words; i++) {
    write_memory<32>(vaddr, X[rs3 + i], $encoding);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilsm	~> 0.1.0

6.151. qc.swmi


Synopsis

Store word multiple (immediate)

Mnemonic

```
qc.swmi  rs3, length, imm(rs1)
```

Encoding



Description

Stores multiple words from the registers starting at rs3 to the address starting at (rs1 + imm). The number of words is in length immediate. Instruction encoded in R instruction format.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> length = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
raise(ExceptionCode::IllegalInstruction, effective_ldst_mode(), $encoding) if
(rs3 + length) > 32;
for (U32 i = 0; i < length; i++) {
    write_memory<32>(vaddr, X[rs3 + i], $encoding);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcilsm	~> 0.1.0

6.152. qc.sync


Synopsis

Non-memory-mapped device read-after-write synchronization to completion

Mnemonic

```
qc.sync imm
```

Encoding



Description

This synchronization instruction delays execution till last read (input) from non-memory-mapped device transactions are completed for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 5-bit bitmask field that specifies up to five pre-defined devices. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> imm = $encoding[24:20];
```

Operation

```
fence_tso();
sync_read_after_write_device(true, imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.153. qc.syncr


Synopsis

Non-memory-mapped device read-after-write synchronization

Mnemonic

```
qc.syncr  imm
```

Encoding



Description

This synchronization instruction delays execution till last read (input) from non-memory-mapped device transactions are started for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 5-bit bitmask field that specifies up to five pre-defined devices. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> imm = $encoding[24:20];
```

Operation

```
fence_tso();
sync_read_after_write_device(false, imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.154. qc.syncwf


Synopsis

Non-memory-mapped device write-after-read synchronization

Mnemonic

```
qc.syncwf  imm
```

Encoding



Description

This synchronization instruction delays execution till last write (output) to non-memory-mapped device transactions are started for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 5-bit bitmask field that specifies up to five pre-defined devices. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> imm = $encoding[24:20];
```

Operation

```
fence_tso();
sync_write_after_read_device(false, imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.155. qc.syncwl


Synopsis

Non-memory-mapped device write-after-read synchronization to completion

Mnemonic

```
qc.syncwl imm
```

Encoding



Description

This synchronization instruction delays execution till last write (output) to non-memory-mapped device transactions are completed for specified devices. As well, instruction implies fence.tso functionality for all memory accesses. Immediate argument is 5-bit bitmask field that specifies up to five pre-defined devices. Instruction encoded in I instruction format.

Decode Variables

```
Bits<5> imm = $encoding[24:20];
```

Operation

```
fence_tso();
sync_write_after_read_device(true, imm);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcisync	~> 0.1.0

6.156. qc.wrap


Synopsis

Wraparound (Register)

Mnemonic

```
qc.wrap rd, rs1, rs2
```

Encoding



Description

If $rs1 \geq rs2$ perform subtraction between $rs1$ and $rs2$. If $rs1 < 0$, perform addition between $rs1$ and $rs2$, else, select $rs1$. The result is stored in rd . Instruction encoded in R instruction format.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg rs1_value = X[rs1];
X[rd] = ($signed(rs1_value) >= $signed(X[rs2])) ? rs1_value - X[rs2] :
(($signed(rs1_value) < 0) ? (rs1_value + X[rs2]) : rs1_value);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

6.157. qc.wrapi


Synopsis

Wraparound (Unsigned Immediate)

Mnemonic

```
qc.wrapi rd, rs1, imm
```

Encoding



Description

If `rs1 >= imm` perform subtraction between `rs1` and `imm`. If `rs1 < 0`, perform addition between `rs1` and `imm`, else, select `rs1`. The result is stored in `rd`. Instruction encoded in I instruction format. The `imm` is an unsigned immediate.

Decode Variables

```
Bits<11> imm = $encoding[30:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg rs1_value = X[rs1];
X[rd] = ($signed(rs1_value) >= imm) ? rs1_value - imm : (($signed(rs1_value) < 0) ? ($signed(rs1_value) + imm) : rs1_value);
```

Included in

Extension	Version
Xqci	~> 0.1.0
Xqcia	~> 0.1.0

Chapter 7. IDL Functions

7.1. abort_current_instruction (builtin)

Abort the current instruction, and start refetching from \$pc.

Return Type	void
Arguments	

7.2. access_check

Checks if the physical address paddr is able to access memory, and raises the appropriate exception if not.

Return Type	void
Arguments	Bits<PHYS_ADDR_WIDTH> paddr, U32 access_size, XReg vaddr, MemoryOperation type, ExceptionCode fault_type, PrivilegeMode from_mode

```

if (paddr > 1 << PHYS_ADDR_WIDTH) - access_size {
    raise(fault_type, from_mode, vaddr);
}
if (implemented?(ExtensionName::Smpmp)) {
    if (!pmp_check(paddr[PHYS_ADDR_WIDTH - 1:0], access_size, type)) {
        raise(fault_type, from_mode, vaddr);
    }
}

```

7.3. assert (builtin)

Assert that a condition is true. Failure represents an error in the IDL model.

Return Type	void
Arguments	Boolean test, String message

7.4. cached_translation (generated)

Possibly returns a cached translation result matching vaddr.

CachedTranslationResult contains a Boolean 'valid' field. If valid, 'result' is a usable translation. Otherwise, the cache lookup failed.

Return Type	CachedTranslationResult
Arguments	XReg vaddr, MemoryOperation op

7.5. creg2reg

Maps a C register index (e.g., rs1' in the specification) to an X register index. From the specification:

Table 1. Registers specified by the three-bit rs1', rs2', and rd' fields of the CIW, CL, CS, CA, and CB formats.

RVC Register Number	000	001	010	011	100	101	110	111
Integer Register Number	x8	x9	x10	x11	x12	x13	x14	x15
Integer Register ABI Name	s0	s1	a0	a1	a2	a3	a4	a5
Floating-Point Register Number	f8	f9	f10	f11	f12	f13	f14	f15
Floating-Point Register ABI Name	fs0	fs1	fa0	fa1	fa2	fa3	fa4	fa5

Return Type	Bits<5>
Arguments	Bits<3> creg_idx

```
return {2'b01, creg_idx};
```

7.6. csr_sw_read (generated)

Returns the result of CSR[csr].sw_read(); i.e., the software view of the register

Return Type	Bits<64>
Arguments	Csr csr

7.7. csr_sw_write (generated)

Writes value to csr, applying an WARL transformations first.

Uses the sw_write(...) functions of CSR field definitions.

Return Type	void
Arguments	Csr csr, Bits<MXLEN> value

7.8. current_translation_mode

Returns the current first-stage translation mode for an explicit load or store from mode given the machine state (e.g., value of satp or vsatp csr).

Returns SatpMode::Reserved if the setting found in satp or vsatp is invalid.

Return Type	SatpMode
Arguments	PrivilegeMode mode

```
PrivilegeMode effective_mode = effective_ldst_mode();
```

```

if (effective_mode == PrivilegeMode::M) {
    return SatpMode::Bare;
}
if (misa.H == 1'b1) {
    if (effective_mode == PrivilegeMode::VS || effective_mode == PrivilegeMode::VU) {
        Bits<4> mode_val = vsatp.MODE;
        if (mode_val == $bits(SatpMode::Sv32)) {
            if (MXLEN == 64) {
                if ((effective_mode == PrivilegeMode::VS) && (hstatus.VSXL != $bits(XRegWidth::XLEN32))) {
                    return SatpMode::Reserved;
                }
                if ((effective_mode == PrivilegeMode::VU) && (vsstatus.UXL != $bits(XRegWidth::XLEN32))) {
                    return SatpMode::Reserved;
                }
            }
            if (!SV32_VSMODE_TRANSLATION) {
                return SatpMode::Reserved;
            }
            return SatpMode::Sv32;
        } else if ((MXLEN == 64) && (mode_val == $bits(SatpMode::Sv39))) {
            if (effective_mode == PrivilegeMode::VS && hstatus.VSXL != $bits(XRegWidth::XLEN64)) {
                return SatpMode::Reserved;
            }
            if (effective_mode == PrivilegeMode::VU && vsstatus.UXL != $bits(XRegWidth::XLEN64)) {
                return SatpMode::Reserved;
            }
            if (!SV39_VSMODE_TRANSLATION) {
                return SatpMode::Reserved;
            }
            return SatpMode::Sv39;
        } else if ((MXLEN == 64) && (mode_val == $bits(SatpMode::Sv48))) {
            if (effective_mode == PrivilegeMode::VS && hstatus.VSXL != $bits(XRegWidth::XLEN64)) {
                return SatpMode::Reserved;
            }
            if (effective_mode == PrivilegeMode::VU && vsstatus.UXL != $bits(XRegWidth::XLEN64)) {
                return SatpMode::Reserved;
            }
            if (!SV48_VSMODE_TRANSLATION) {
                return SatpMode::Reserved;
            }
            return SatpMode::Sv48;
        } else if ((MXLEN == 64) && (mode_val == $bits(SatpMode::Sv57))) {
            if (effective_mode == PrivilegeMode::VS && hstatus.VSXL != $bits(XRegWidth::XLEN64)) {

```

```

        return SatpMode::Reserved;
    }
    if (effective_mode == PrivilegeMode::VU && vsstatus.UXL != $bits
(XRegWidth::XLEN64)) {
        return SatpMode::Reserved;
    }
    if (!SV57_VSMODE_TRANSLATION) {
        return SatpMode::Reserved;
    }
    return SatpMode::Sv57;
} else {
    return SatpMode::Reserved;
}
}
} else if (misa.S == 1'b1) {
    assert(effective_mode == PrivilegeMode::S || effective_mode ==
PrivilegeMode::U, "unexpected priv mode");
    Bits<4> mode_val = satp.MODE;
    if (mode_val == $bits(SatpMode::Sv32)) {
        if (MXLEN == 64) {
            if (effective_mode == PrivilegeMode::S && mstatus.SXL != $bits(
XRegWidth::XLEN32)) {
                return SatpMode::Reserved;
            }
            if (effective_mode == PrivilegeMode::U && sstatus.UXL != $bits(
XRegWidth::XLEN32)) {
                return SatpMode::Reserved;
            }
        }
        if (!implemented?(ExtensionName::Sv32)) {
            return SatpMode::Reserved;
        }
    } else if ((MXLEN == 64) && (mode_val == $bits(SatpMode::Sv39))) {
        if (effective_mode == PrivilegeMode::S && mstatus.SXL != $bits(XRegWidth
::XLEN64)) {
            return SatpMode::Reserved;
        }
        if (effective_mode == PrivilegeMode::U && sstatus.UXL != $bits(XRegWidth
::XLEN64)) {
            return SatpMode::Reserved;
        }
        if (!implemented?(ExtensionName::Sv39)) {
            return SatpMode::Reserved;
        }
        return SatpMode::Sv39;
    } else if ((MXLEN == 64) && (mode_val == $bits(SatpMode::Sv48))) {
        if (effective_mode == PrivilegeMode::S && mstatus.SXL != $bits(XRegWidth
::XLEN64)) {
            return SatpMode::Reserved;
        }
        if (effective_mode == PrivilegeMode::U && sstatus.UXL != $bits(XRegWidth

```

```
::XLEN64)) {
    return SatpMode::Reserved;
}
if (!implemented?(ExtensionName::Sv48)) {
    return SatpMode::Reserved;
}
return SatpMode::Sv48;
} else if ((MXLEN == 64) && (mode_val == $bits(SatpMode::Sv57))) {
    if (effective_mode == PrivilegeMode::S && mstatus.SXL != $bits(XRegWidth
::XLEN64)) {
        return SatpMode::Reserved;
    }
    if (effective_mode == PrivilegeMode::U && sstatus.UXL != $bits(XRegWidth
::XLEN64)) {
        return SatpMode::Reserved;
    }
    if (!implemented?(ExtensionName::Sv57)) {
        return SatpMode::Reserved;
    }
    return SatpMode::Sv57;
} else {
    return SatpMode::Reserved;
}
}
```

7.9. delay (builtin)

Delay the processor by cycles cycles.

Return Type	void
Arguments	XReg cycles

7.10. direct_csr_lookup (generated)

Return CSR info for a CSR with direct address csr_addr.

If no CSR exists, <return_value>.valid == false

Return Type	Csr
Arguments	Bits<12> csr_addr

7.11. effective_ldst_mode

Returns the effective privilege mode for normal explicit loads and stores, taking into account the current actual privilege mode and modifications from [mstatus.MPRV](#).

Return Type	PrivilegeMode
-------------	---------------

Arguments	
------------------	--

```

if (mode() == PrivilegeMode::M) {
    if (misa.U == 1 && mstatus.MPRV == 1) {
        if (mstatus.MPP == 0b00) {
            if (misa.H == 1 && mpv() == 0b1) {
                return PrivilegeMode::VU;
            } else {
                return PrivilegeMode::U;
            }
        } else if (misa.S == 1 && mstatus.MPP == 0b01) {
            if (misa.H == 1 && mpv() == 0b1) {
                return PrivilegeMode::VS;
            } else {
                return PrivilegeMode::S;
            }
        }
    }
}
return mode();

```

7.12. exception_handling_mode

Returns the target privilege mode that will handle synchronous exception `exception_code`

Return Type	PrivilegeMode
Arguments	ExceptionCode <code>exception_code</code>

```

if (mode() == PrivilegeMode::M) {
    return PrivilegeMode::M;
} else if (implemented?(ExtensionName::S) && mode() == PrivilegeMode::HS) ||
(mode() == PrivilegeMode::U) {
    if (($bits(medeleg) & (MXLEN'1 << $bits(exception_code))) != 0) {
        return PrivilegeMode::HS;
    } else {
        return PrivilegeMode::M;
    }
} else {
    assert(implemented?(ExtensionName::H) && mode() == PrivilegeMode::VS) ||
(mode() == PrivilegeMode::VU, "Unexpected mode");
    if (($bits(medeleg) & (MXLEN'1 << $bits(exception_code))) != 0) {
        if (($bits(hedeleg) & (MXLEN'1 << $bits(exception_code))) != 0) {
            return PrivilegeMode::VS;
        } else {
            return PrivilegeMode::HS;
        }
    } else {

```

```

    return PrivilegeMode::M;
}
}

```

7.13. fence_tso (builtin)

Execute a TSO memory ordering fence.(according to the FENCE instruction).

Return Type	void
Arguments	

7.14. get_and_validate_stack_pointer

Validate and return stack pointer. Stack pointer is validated to fit in range, defined by qc.mstktopaddr and qc.mstkbottomaddr CSRs. In case when stack pointer is out-of-range, raising exception SpOutOfRange. Stack pointer is also validated to be 16-byte aligned. In case when stack pointer is not 16-bytes aligned, raising exception IllegalStackPointer.

Return Type	XReg
Arguments	XReg sp, Bits<INSTR_ENC_SIZE> encoding

```

if (sp < $bits(qc.mstkbottomaddr)) {
    raise(ExceptionCode::SpOutOfRange, mode(), encoding);
} else if (sp > $bits(qc.mstktopaddr)) {
    raise(ExceptionCode::SpOutOfRange, mode(), encoding);
} else if ((sp & 0xf) != 0) {
    raise(ExceptionCode::IllegalStackPointer, mode(), encoding);
}
return sp;

```

7.15. highest_set_bit

Returns the position of the highest (nearest MSB) bit that is '1', or -1 if value is zero.

Return Type	XReg
Arguments	XReg value

```

for (U32 i = xlen() - 1; i >= 0; i--) {
    if (value[i] == 1) {
        return i;
    }
}
return -'sd1;

```

7.16. ialign

Returns IALIGN, the smallest instruction encoding size, in bits.

Return Type	Bits<6>
Arguments	

```
if (implemented?(ExtensionName::C) && (misa.C == 0x1)) {
    return 16;
} else {
    return 32;
}
```

7.17. implemented? (generated)

Return true if the implementation supports extension.

Return Type	Boolean
Arguments	ExtensionName extension

7.18. implemented_version? (generated)

Return true if the implementation supports extension meeting 'version_requirement'.

Return Type	Boolean
Arguments	ExtensionName extension, String version_requirement

7.19. in_naturally_aligned_region?

Checks if a length-bit access starting at address lies entirely within an N-bit naturally-aligned region.

Return Type	Boolean
Arguments	XReg address, U32 length

```
XReg Mask = (N / 8) - 1;
return (address & ~Mask) == ((address + length - 1) & ~Mask);
```

7.20. is_naturally_aligned

Checks if value is naturally aligned to N bits.

Return Type	Boolean
--------------------	---------

Arguments	XReg value
------------------	------------

```

return true if (N == 8);
XReg Mask = (N / 8) - 1;
return (value & ~Mask) == value;

```

7.21. iss_syscall (builtin)

Instruction set simulator system call.

Return Type	void
Arguments	XReg id, XReg arg

7.22. jump_halfword

Jump to virtual halfword address target_hw_addr.

If target address is misaligned, raise a MisalignedAddress exception.

Return Type	void
Arguments	XReg target_hw_addr

```

assert((target_hw_addr & 0x1) == 0x0, "Expected halfword-aligned address in
jump_halfword");
if (ialign() != 16) {
    if ((target_hw_addr & 0x3) != 0) {
        raise(ExceptionCode::InstructionAddressMisaligned, mode(), target_hw_addr);
    }
}
$pc = target_hw_addr;

```

7.23. lowest_set_bit

Returns the position of the lowest (nearest LSB) bit that is '1', or XLEN if value is zero.

Return Type	XReg
Arguments	XReg value

```

for (U32 i = 0; i < xlen(); i++) {
    if (value[i] == 1) {
        return i;
    }
}

```

```
return xlen();
```

7.24. maybe_cache_translation (generated)

Given a translation result, potentially cache the result for later use. This function models a TLB fill operation. A valid implementation does nothing.

Return Type	void
Arguments	XReg vaddr, MemoryOperation op, TranslationResult result

7.25. misaligned_is_atomic?

Returns true if an access starting at physical_address that is N bits long is atomic.

This function takes into account any Atomicity Granule PMAs, so **it should not be used for load-reserved/store-conditional**, since those PMAs do not apply to those accesses.

Return Type	Boolean
Arguments	Bits<PHYS_ADDR_WIDTH> physical_address

```
return false if (MISALIGNED_MAX_ATOMICITY_GRANULE_SIZE == 0);
if (pma_applies?(PmaAttribute::MAG16, physical_address, N) &&
    in_naturally_aligned_region?<128>(physical_address, N)) {
    return true;
} else if (pma_applies?(PmaAttribute::MAG8, physical_address, N) &&
    in_naturally_aligned_region?<4>(physical_address, N)) {
    return true;
} else if (pma_applies?(PmaAttribute::MAG4, physical_address, N) &&
    in_naturally_aligned_region?<32>(physical_address, N)) {
    return true;
} else if (pma_applies?(PmaAttribute::MAG2, physical_address, N) &&
    in_naturally_aligned_region?<16>(physical_address, N)) {
    return true;
} else {
    return false;
}
```

7.26. mode

Returns the current active privilege mode.

Return Type	PrivilegeMode
Arguments	

```

if (!implemented?(ExtensionName::S) && !implemented?(ExtensionName::U) &&
    !implemented?(ExtensionName::H)) {
    return PrivilegeMode::M;
} else {
    return current_mode;
}

```

7.27. mtval_for

Given an exception code and a **legal** non-zero value for mtval, returns the value to be written in mtval considering implementation options

Return Type	XReg
Arguments	ExceptionCode exception_code, XReg tval

```

if (exception_code == ExceptionCode::Breakpoint) {
    return REPORT_VA_IN_MTVAL_ON_BREAKPOINT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAddressMisaligned) {
    return REPORT_VA_IN_MTVAL_ON_LOAD_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAddressMisaligned) {
    return REPORT_VA_IN_MTVAL_ON_STORE_AMO_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAddressMisaligned) {
    return REPORT_VA_IN_MTVAL_ON_INSTRUCTION_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAccessFault) {
    return REPORT_VA_IN_MTVAL_ON_LOAD_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAccessFault) {
    return REPORT_VA_IN_MTVAL_ON_STORE_AMO_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAccessFault) {
    return REPORT_VA_IN_MTVAL_ON_INSTRUCTION_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadPageFault) {
    return REPORT_VA_IN_MTVAL_ON_LOAD_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoPageFault) {
    return REPORT_VA_IN_MTVAL_ON_STORE_AMO_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionPageFault) {
    return REPORT_VA_IN_MTVAL_ON_INSTRUCTION_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::IllegalInstruction) {
    return REPORT_ENCODING_IN_MTVAL_ON_ILLEGAL_INSTRUCTION ? tval : 0;
} else if (exception_code == ExceptionCode::SoftwareCheck) {
    return tval;
} else {
    return 0;
}

```

7.28. mtval_readonly?

Returns whether or not CSR[mtval] is read-only based on implementation options

Return Type	Boolean
Arguments	

```

return !(REPORT_VA_IN_MTVAl_ON_BREAKPOINT ||
REPORT_VA_IN_MTVAl_ON_LOAD_MISALIGNED ||
REPORT_VA_IN_MTVAl_ON_STORE_AMO_MISALIGNED ||
REPORT_VA_IN_MTVAl_ON_INSTRUCTION_MISALIGNED ||
REPORT_VA_IN_MTVAl_ON_LOAD_ACCESS_FAULT ||
REPORT_VA_IN_MTVAl_ON_STORE_AMO_ACCESS_FAULT ||
REPORT_VA_IN_MTVAl_ON_INSTRUCTION_ACCESS_FAULT ||
REPORT_VA_IN_MTVAl_ON_LOAD_PAGE_FAULT ||
REPORT_VA_IN_MTVAl_ON_STORE_AMO_PAGE_FAULT ||
REPORT_VA_IN_MTVAl_ON_INSTRUCTION_PAGE_FAULT ||
REPORT_ENCODING_IN_MTVAl_ON_ILLEGAL_INSTRUCTION ||
REPORT_CAUSE_IN_MTVAl_ON_SHADOW_STACK_SOFTWARE_CHECK ||
REPORT_CAUSE_IN_MTVAl_ON_LANDING_PAD_SOFTWARE_CHECK);

```

7.29. notify_mode_change (builtin)

Called whenever the privilege mode changes. Downstream tools can use this to hook events.

Return Type	void
Arguments	PrivilegeMode new_mode, PrivilegeMode old_mode

7.30. pma_applies? (builtin)

Checks if *attr* is applied to the entire physical address region between [*paddr*, *paddr* + *len*) based on static PMA attributes.

Return Type	Boolean
Arguments	PmaAttribute attr, Bits<PHYS_ADDR_WIDTH> paddr, U32 len

7.31. raise

Raise synchronous exception number *exception_code*.

The exception may be imprecise, and will cause execution to enter an unpredictable state, if PRECISE_SYNCHRONOUS_EXCEPTIONS is false.

Otherwise, the exception will be precise.

Return Type	void
--------------------	------

Arguments

ExceptionCode exception_code, PrivilegeMode from_mode, XReg tval

```
if (!PRECISE_SYNCHRONOUS_EXCEPTIONS) {
    unpredictable("Imprecise synchronous exception");
} else {
    raise_precise(exception_code, from_mode, tval);
}
```

7.32. raise_precise

Raise synchronous exception number exception_code.

Return Type

void

Arguments

ExceptionCode exception_code, PrivilegeMode from_mode, XReg tval

```
PrivilegeMode handling_mode = exception_handling_mode(exception_code);
if (handling_mode == PrivilegeMode::M) {
    mepc.PC = $pc;
    if (!mtval_readonly?()) {
        mtval.VALUE = mtval_for(exception_code, tval);
    }
    $pc = {mtvec.BASE, 2'b00};
    mcause.INT = 1'b0;
    mcause.CODE = $bits(exception_code);
    if (misa.H == 1) {
        mtval2.VALUE = 0;
        mtinst.VALUE = 0;
        if (from_mode == PrivilegeMode::VU || from_mode == PrivilegeMode::VS) {
            if (MXLEN == 32) {
                mstatus.MPV = 1;
            } else {
                mstatus.MPV = 1;
            }
        } else {
            if (MXLEN == 32) {
                mstatus.MPV = 0;
            } else {
                mstatus.MPV = 0;
            }
        }
    }
    mstatus.MPP = $bits(from_mode);
} else if (misa.S == 1 && (handling_mode == PrivilegeMode::S)) {
    sepc.PC = $pc;
    if (!stval_readonly?()) {
        stval.VALUE = stval_for(exception_code, tval);
    }
}
```

```

}
$pc = {stvec.BASE, 2'b00};
scause.INT = 1'b0;
scause.CODE = $bits(exception_code);
mstatus.SPP = $bits(from_mode)[0];
if (misa.H == 1) {
    htval.VALUE = 0;
    htinst.VALUE = 0;
    hstatus.SPV = $bits(from_mode)[2];
    if (from_mode == PrivilegeMode::VU || from_mode == PrivilegeMode::VS) {
        hstatus.SPV = 1;
        if (exception_code == ExceptionCode::Breakpoint) && (
REPORT_VA_IN_STVAL_ON_BREAKPOINT || exception_code == ExceptionCode
::LoadAddressMisaligned) && (REPORT_VA_IN_STVAL_ON_LOAD_MISALIGNED ||
exception_code == ExceptionCode::StoreAmoAddressMisaligned) && (
REPORT_VA_IN_STVAL_ON_STORE_AMO_MISALIGNED || exception_code == ExceptionCode
::InstructionAddressMisaligned) && (
REPORT_VA_IN_STVAL_ON_INSTRUCTION_MISALIGNED || exception_code ==
ExceptionCode::LoadAccessFault) && (REPORT_VA_IN_STVAL_ON_LOAD_ACCESS_FAULT ||
exception_code == ExceptionCode::StoreAmoAccessFault) && (
REPORT_VA_IN_STVAL_ON_STORE_AMO_ACCESS_FAULT || exception_code ==
ExceptionCode::InstructionAccessFault) && (
REPORT_VA_IN_STVAL_ON_INSTRUCTION_ACCESS_FAULT || exception_code ==
ExceptionCode::LoadPageFault) && (REPORT_VA_IN_STVAL_ON_LOAD_PAGE_FAULT ||
exception_code == ExceptionCode::StoreAmoPageFault) && (
REPORT_VA_IN_STVAL_ON_STORE_AMO_PAGE_FAULT || exception_code == ExceptionCode
::InstructionPageFault) && (REPORT_VA_IN_STVAL_ON_INSTRUCTION_PAGE_FAULT) {
            hstatus.GVA = 1;
        } else {
            hstatus.GVA = 0;
        }
        hstatus.SPVP = $bits(from_mode)[0];
    } else {
        hstatus.SPV = 0;
        hstatus.GVA = 0;
    }
}
}
} else if (misa.H == 1 && (handling_mode == PrivilegeMode::VS)) {
    vsepc.PC = $pc;
    if (!vstval_readonly?()) {
        vstval.VALUE = vstval_for(exception_code, tval);
    }
    $pc = {vstvec.BASE, 2'b00};
    vscause.INT = 1'b0;
    vscause.CODE = $bits(exception_code);
    vsstatus.SPP = $bits(from_mode)[0];
}
set_mode(handling_mode);
abort_current_instruction();

```

7.33. read_device_32 (builtin)

Read 32 bits from non-memory-mapped device. Such devices have own addresses not related to memory map.

Return Type	Bits<32>
Arguments	XReg dev_addr

7.34. read_memory

Read from virtual memory.

Return Type	Bits<LEN>
Arguments	XReg virtual_address, Bits<INSTR_ENC_SIZE> encoding

```

Boolean aligned = is_naturally_aligned<LEN>(virtual_address);
XReg physical_address;
if (aligned) {
    return read_memory_aligned<LEN>(virtual_address, encoding);
}
if (MISALIGNED_MAX_ATOMICITY_GRANULE_SIZE > 0) {
    assert(MISALIGNED_LDST_EXCEPTION_PRIORITY == "low", "Invalid config: can't
mix low-priority misaligned exceptions with large atomicity granule");
    physical_address = (misa.S == 1) ? translate(virtual_address,
MemoryOperation::Read, effective_ldst_mode(), encoding).paddr :
virtual_address;
    if (misaligned_is_atomic?<LEN>(physical_address)) {
        access_check(physical_address, LEN, virtual_address, MemoryOperation::Read,
ExceptionCode::LoadAccessFault, effective_ldst_mode());
        return read_physical_memory<LEN>(physical_address);
    }
}
if (!MISALIGNED_LDST) {
    if (MISALIGNED_LDST_EXCEPTION_PRIORITY == "low") {
        physical_address = (misa.S == 1) ? translate(virtual_address,
MemoryOperation::Read, effective_ldst_mode(), encoding).paddr :
virtual_address;
        access_check(physical_address, LEN, virtual_address, MemoryOperation::Read,
ExceptionCode::LoadAccessFault, effective_ldst_mode());
    }
    raise(ExceptionCode::LoadAddressMisaligned, effective_ldst_mode(),
virtual_address);
} else {
    if (MISALIGNED_SPLIT_STRATEGY == "by_byte") {
        Bits<LEN> result = 0;
        for (U32 i = 0; i <= (LEN / 8); i++) {
            result = result | (read_memory_aligned<8>(virtual_address + i, encoding)
<< (8 * i));

```

```

    }
    return result;
} else if (MISALIGNED_SPLIT_STRATEGY == "custom") {
    unpredictable("An implementation is free to break a misaligned access any
way, leading to unpredictable behavior when any part of the misaligned access
causes an exception");
}
}
}

```

7.35. read_memory_aligned

Read from virtual memory using a known aligned address.

Return Type	Bits<LEN>
Arguments	XReg virtual_address, Bits<INSTR_ENC_SIZE> encoding

```

TranslationResult result;
if (misa.S == 1) {
    result = translate(virtual_address, MemoryOperation::Read,
effective_ldst_mode(), encoding);
} else {
    result.paddr = virtual_address;
}
access_check(result.paddr, LEN, virtual_address, MemoryOperation::Read,
ExceptionCode::LoadAccessFault, effective_ldst_mode());
return read_physical_memory<LEN>(result.paddr);

```

7.36. read_physical_memory

Read from physical memory.

Return Type	Bits<len>
Arguments	XReg paddr

```

if (len == 8) {
    return read_physical_memory_8(paddr);
} else if (len == 16) {
    return read_physical_memory_16(paddr);
} else if (len == 32) {
    return read_physical_memory_32(paddr);
} else if (len == 64) {
    return read_physical_memory_64(paddr);
} else {
    assert(false, "Invalid len");
}

```

```
}
```

7.37. read_physical_memory_16 (builtin)

Read two bytes from physical memory.

Return Type	Bits<16>
Arguments	XReg paddr

7.38. read_physical_memory_32 (builtin)

Read four bytes from physical memory.

Return Type	Bits<32>
Arguments	XReg paddr

7.39. read_physical_memory_8 (builtin)

Read a byte from physical memory.

Return Type	Bits<8>
Arguments	XReg paddr

7.40. refresh_pending_interrupts

refreshes the calculation of a pending interrupt

needs to be called after any state update that could change a pending interrupt. This includes: - CSR[mip] - CSR[mie] - CSR[mstatus].MIE - CSR[mstatus].SIE - CSR[vsstatus].SIE - CSR[mideleg] - CSR[sideleg] - CSR[hideleg] - CSR[hvip] - CSR[hgeip] - CSR[hgeie] - mode changes

Return Type	void
Arguments	

```
Bits<MXLEN> pending_ints = mip.sw_read() & $bits(mie);
if (pending_ints == 0) {
    pending_and_enabled_interrupts = 0;
    return ;
}
Boolean HAS_MIDELEG = implemented_version?(ExtensionName::S, "<= 1.9.1") ||
(implemented_version?(ExtensionName::S, "> 1.9.1") && implemented_version?
(ExtensionName::Sm, "> 1.9.1"));
Bits<MXLEN> mmode_enabled_ints = mode() == PrivilegeMode::M && (mstatus.MIE ==
1'b0 ? 0 : ($bits(mie) & (HAS_MIDELEG ? ~$bits(mideleg) : ~MXLEN'0)));
Bits<MXLEN> mmode_pending_and_enabled = pending_ints & mmode_enabled_ints;
```

```

if (mmode_pending_and_enabled != 0) {
    pending_and_enabled_interrupts = mmode_pending_and_enabled;
    return ;
}
if (misa.S == 1'b1) {
    Bits<MXLEN> smode_enabled_ints = mode() == PrivilegeMode::M || (mstatus.SIE
== 1'b0 ? 0 : $bits(mie) & ($bits(mideleg)));
    Bits<MXLEN> smode_pending_and_enabled = pending_ints & smode_enabled_ints;
    if (smode_pending_and_enabled != 0) {
        pending_and_enabled_interrupts = smode_pending_and_enabled;
        return ;
    }
}
pending_and_enabled_interrupts = 0;

```

7.41. set_mode

Set the current privilege mode to new_mode

Return Type	void
Arguments	PrivilegeMode new_mode

```

if (new_mode != current_mode) {
    notify_mode_change(new_mode, current_mode);
    current_mode = new_mode;
    refresh_pending_interrupts();
}

```

7.42. sext

Sign extend value starting at first_extended_bit.

Bits [XLEN-1:first_extended_bit] of the return value should get the value of bit (first_extended bit - 1).

Return Type	XReg
Arguments	XReg value, XReg first_extended_bit

```

if (first_extended_bit == MXLEN) {
    return value;
} else {
    Bits<1> sign = value[first_extended_bit - 1];
    for (U32 i = MXLEN - 1; i >= first_extended_bit; i--) {
        value[i] = sign;
    }
    return value;
}

```

```
}

```

7.43. sync_read_after_write_device (builtin)

Synchronize non-memory-mapped device read-after-write. Such devices have own addresses not related to memory map. Devices specified by device bitmask (up to 5 devices). Stalls processor till conditions met. Conditions are that last device output started or completed (depends on argument).

Return Type	void
Arguments	Boolean completed, Bits<5> device_bitmask

7.44. sync_write_after_read_device (builtin)

Synchronize non-memory-mapped device write-after-read. Such devices have own addresses not related to memory map. Devices specified by device bitmask (up to 5 devices). Stalls processor till conditions met. Conditions are that last device input started or completed (depends on argument).

Return Type	void
Arguments	Boolean completed, Bits<5> device_bitmask

7.45. translate

Translate a virtual address for operation type op that appears to execute at effective_mode.

The translation will depend on the effective privilege mode.

May raise a Page Fault or Access Fault.

The final physical address is **not** access checked (for PMP, PMA, etc., violations). (though intermediate page table reads will be)

Return Type	TranslationResult
Arguments	XReg vaddr, MemoryOperation op, PrivilegeMode effective_mode, Bits<INSTR_ENC_SIZE> encoding

```

Boolean cached_translation_valid;
CachedTranslationResult cached_translation_result;
cached_translation_result = cached_translation(vaddr, op);
if (cached_translation_result.valid) {
    return cached_translation_result.result;
}
TranslationResult result;
if (effective_mode == PrivilegeMode::M) {
    result.paddr = vaddr;
    return result;
}

```

```

SatpMode translation_mode = current_translation_mode(effective_mode);
if (translation_mode == SatpMode::Reserved) {
    if (op == MemoryOperation::Read) {
        raise(ExceptionCode::LoadPageFault, effective_mode, vaddr);
    } else if (op == MemoryOperation::Write || op == MemoryOperation
::ReadModifyWrite) {
        raise(ExceptionCode::StoreAmoPageFault, effective_mode, vaddr);
    } else {
        assert(op == MemoryOperation::Fetch, "Unexpected memory operation");
        raise(ExceptionCode::InstructionPageFault, effective_mode, vaddr);
    }
}
if (translation_mode == SatpMode::Sv32) {
    result = stage1_page_walk<32, 34, 32, 2>(vaddr, op, effective_mode,
encoding);
} else if (translation_mode == SatpMode::Sv39) {
    result = stage1_page_walk<39, 56, 64, 3>(vaddr, op, effective_mode,
encoding);
} else if (translation_mode == SatpMode::Sv48) {
    result = stage1_page_walk<48, 56, 64, 4>(vaddr, op, effective_mode,
encoding);
} else if (translation_mode == SatpMode::Sv57) {
    result = stage1_page_walk<57, 56, 64, 5>(vaddr, op, effective_mode,
encoding);
} else {
    assert(false, "Unexpected SatpMode");
}
maybe_cache_translation(vaddr, op, result);
return result;

```

7.46. unpredictable (builtin)

Indicate that the hart has reached a state that is unpredictable because the RISC-V spec allows multiple behaviors. Generally, this will be a fatal condition to any emulation, since it is unclear what to do next.

The single argument *why* is a string describing why the hart entered an unpredictable state.

Return Type	void
Arguments	String why

7.47. write_device_32 (builtin)

Write 32 bits to non-memory-mapped device. Such devices have own addresses not related to memory map.

Return Type	void
Arguments	XReg dev_addr, Bits<32> value

7.48. write_memory

Write to virtual memory

Return Type	void
Arguments	XReg virtual_address, Bits<LEN> value, Bits<INSTR_ENC_SIZE> encoding

```

Boolean aligned = is_naturally_aligned<LEN>(virtual_address);
XReg physical_address;
if (aligned) {
    write_memory_aligned<LEN>(virtual_address, value, encoding);
    return ;
}
if (MISALIGNED_MAX_ATOMICITY_GRANULE_SIZE > 0) {
    assert(MISALIGNED_LDST_EXCEPTION_PRIORITY == "low", "Invalid config: can't
mix low-priority misaligned exceptions with large atomicity granule");
    physical_address = (misa.S == 1) ? translate(virtual_address,
MemoryOperation::Write, effective_ldst_mode(), encoding).paddr :
virtual_address;
    if (misaligned_is_atomic?<LEN>(physical_address)) {
        access_check(physical_address, LEN, virtual_address, MemoryOperation::
Write, ExceptionCode::StoreAmoAccessFault, effective_ldst_mode());
        write_physical_memory<LEN>(physical_address, value);
        return ;
    }
}
if (!MISALIGNED_LDST) {
    if (MISALIGNED_LDST_EXCEPTION_PRIORITY == "low") {
        physical_address = (misa.S == 1) ? translate(virtual_address,
MemoryOperation::Write, effective_ldst_mode(), encoding).paddr :
virtual_address;
        access_check(physical_address, LEN, virtual_address, MemoryOperation::
Write, ExceptionCode::StoreAmoAccessFault, effective_ldst_mode());
    }
    raise(ExceptionCode::StoreAmoAddressMisaligned, effective_ldst_mode(),
virtual_address);
} else {
    if (MISALIGNED_SPLIT_STRATEGY == "by_byte") {
        for (U32 i = 0; i <= (LEN / 8); i++) {
            write_memory_aligned<8>(virtual_address + i, (value >> (8 * i))[7:0],
encoding);
        }
    } else if (MISALIGNED_SPLIT_STRATEGY == "custom") {
        unpredictable("An implementation is free to break a misaligned access any
way, leading to unpredictable behavior when any part of the misaligned access
causes an exception");
    }
}
}

```

7.49. write_memory_aligned

Write to virtual memory using a known aligned address.

Return Type	void
Arguments	XReg virtual_address, Bits<LEN> value, Bits<INSTR_ENC_SIZE> encoding

```
XReg physical_address;
physical_address = (misa.S == 1) ? translate(virtual_address, MemoryOperation::Write, effective_ldst_mode(), encoding).paddr : virtual_address;
access_check(physical_address, LEN, virtual_address, MemoryOperation::Write, ExceptionCode::StoreAmoAccessFault, effective_ldst_mode());
write_physical_memory<LEN>(physical_address, value);
```

7.50. write_physical_memory

Write to physical memory.

Return Type	void
Arguments	XReg paddr, Bits<len> value

```
if (len == 8) {
    write_physical_memory_8(paddr, value);
} else if (len == 16) {
    write_physical_memory_16(paddr, value);
} else if (len == 32) {
    write_physical_memory_32(paddr, value);
} else if (len == 64) {
    write_physical_memory_64(paddr, value);
} else {
    assert(false, "Invalid len");
}
```

7.51. write_physical_memory_16 (builtin)

Write two bytes to physical memory.

Return Type	void
Arguments	XReg paddr, Bits<16> value

7.52. write_physical_memory_32 (builtin)

Write four bytes to physical memory.

Return Type	void
Arguments	XReg paddr, Bits<32> value

7.53. write_physical_memory_8 (builtin)

Write a byte to physical memory.

Return Type	void
Arguments	XReg paddr, Bits<8> value

7.54. xlen

Returns the effective XLEN for the current privilege mode.

Return Type	Bits<8>
Arguments	

```

if (MXLEN == 32) {
    return 32;
} else {
    if (mode() == PrivilegeMode::M) {
        if (misa.MXL == $bits(XRegWidth::XLEN32)) {
            return 32;
        } else if (misa.MXL == $bits(XRegWidth::XLEN64)) {
            return 64;
        }
    } else if (implemented?(ExtensionName::S) && mode() == PrivilegeMode::S) {
        if (mstatus.SXL == $bits(XRegWidth::XLEN32)) {
            return 32;
        } else if (mstatus.SXL == $bits(XRegWidth::XLEN64)) {
            return 64;
        }
    } else if (implemented?(ExtensionName::U) && mode() == PrivilegeMode::U) {
        if (mstatus.UXL == $bits(XRegWidth::XLEN32)) {
            return 32;
        } else if (mstatus.UXL == $bits(XRegWidth::XLEN64)) {
            return 64;
        }
    } else if (implemented?(ExtensionName::H) && mode() == PrivilegeMode::VS) {
        if (hstatus.VSXL == $bits(XRegWidth::XLEN32)) {
            return 32;
        } else if (hstatus.VSXL == $bits(XRegWidth::XLEN64)) {
            return 64;
        }
    } else if (implemented?(ExtensionName::H) && mode() == PrivilegeMode::VU) {
        if (vsstatus.UXL == $bits(XRegWidth::XLEN32)) {
            return 32;
        }
    }
}

```

```
    } else if (vsstatus.UXL == $bits(XRegWidth::XLEN64)) {  
        return 64;  
    }  
}  
}
```