

DRAFT

Qualcomm uC extensions

Version 0.2,

Table of Contents

Licensing and Acknowledgements	1
Copyright and license information	2
Acknowledgements	3
Versions	4
1. Extension description	5
1.1. Sub-extensions	6
1.1.1. Xqcac	6
1.1.2. Xqcbi	6
1.1.3. Xqcbm	6
1.1.4. Xqccli	6
1.1.5. Xqccm	6
1.1.6. Xqccs	6
1.1.7. Xqcint	6
1.1.8. Xqcli	6
1.1.9. Xqclia	6
1.1.10. Xqclo	7
1.1.11. Xqclsm	7
2. Instruction summary	8
2.1. Instructions by sub-extension	14
3. CSR summary	20
4. Csrs (in alphabetical order)	21
4.1. mclicie0	22
4.1.1. Attributes	22
4.1.2. Format	22
4.1.3. Field Summary	22
4.1.4. Fields	23
IRQ0	23
IRQ1	24
IRQ2	24
IRQ3	24
IRQ4	25
IRQ5	25
IRQ6	25
IRQ7	26
IRQ8	26
IRQ9	26
IRQ10	27
IRQ11	27
IRQ12	27

IRQ13	28
IRQ14	28
IRQ15	28
IRQ16	29
IRQ17	29
IRQ18	29
IRQ19	30
IRQ20	30
IRQ21	30
IRQ22	31
IRQ23	31
IRQ24	31
IRQ25	32
IRQ26	32
IRQ27	32
IRQ28	33
IRQ29	33
IRQ30	33
IRQ31	34
4.2. mclicie1	35
4.2.1. Attributes	35
4.2.2. Format	35
4.2.3. Field Summary	35
4.2.4. Fields	36
IRQ32	36
IRQ33	37
IRQ34	37
IRQ35	37
IRQ36	38
IRQ37	38
IRQ38	38
IRQ39	39
IRQ40	39
IRQ41	39
IRQ42	40
IRQ43	40
IRQ44	40
IRQ45	41
IRQ46	41

IRQ47	41
IRQ48	42
IRQ49	42
IRQ50	42
IRQ51	43
IRQ52	43
IRQ53	43
IRQ54	44
IRQ55	44
IRQ56	44
IRQ57	45
IRQ58	45
IRQ59	45
IRQ60	46
IRQ61	46
IRQ62	46
IRQ63	47
4.3. mclicie2	48
4.3.1. Attributes	48
4.3.2. Format	48
4.3.3. Field Summary	48
4.3.4. Fields	49
IRQ64	49
IRQ65	50
IRQ66	50
IRQ67	50
IRQ68	51
IRQ69	51
IRQ70	51
IRQ71	52
IRQ72	52
IRQ73	52
IRQ74	53
IRQ75	53
IRQ76	53
IRQ77	54
IRQ78	54
IRQ79	54
IRQ80	55

IRQ81	55
IRQ82	55
IRQ83	56
IRQ84	56
IRQ85	56
IRQ86	57
IRQ87	57
IRQ88	57
IRQ89	58
IRQ90	58
IRQ91	58
IRQ92	59
IRQ93	59
IRQ94	59
IRQ95	60
4.4. mclicie3	61
4.4.1. Attributes	61
4.4.2. Format	61
4.4.3. Field Summary	61
4.4.4. Fields	62
IRQ96	62
IRQ97	63
IRQ98	63
IRQ99	63
IRQ100	64
IRQ101	64
IRQ102	64
IRQ103	65
IRQ104	65
IRQ105	65
IRQ106	66
IRQ107	66
IRQ108	66
IRQ109	67
IRQ110	67
IRQ111	67
IRQ112	68
IRQ113	68
IRQ114	68

IRQ115.....	69
IRQ116.....	69
IRQ117.....	69
IRQ118.....	70
IRQ119.....	70
IRQ120.....	70
IRQ121.....	71
IRQ122.....	71
IRQ123.....	71
IRQ124.....	72
IRQ125.....	72
IRQ126.....	72
IRQ127.....	73
4.5. mclicie4.....	74
4.5.1. Attributes.....	74
4.5.2. Format.....	74
4.5.3. Field Summary.....	74
4.5.4. Fields.....	75
IRQ128.....	75
IRQ129.....	76
IRQ130.....	76
IRQ131.....	76
IRQ132.....	77
IRQ133.....	77
IRQ134.....	77
IRQ135.....	78
IRQ136.....	78
IRQ137.....	78
IRQ138.....	79
IRQ139.....	79
IRQ140.....	79
IRQ141.....	80
IRQ142.....	80
IRQ143.....	80
IRQ144.....	81
IRQ145.....	81
IRQ146.....	81
IRQ147.....	82
IRQ148.....	82

IRQ149.....	82
IRQ150.....	83
IRQ151.....	83
IRQ152.....	83
IRQ153.....	84
IRQ154.....	84
IRQ155.....	84
IRQ156.....	85
IRQ157.....	85
IRQ158.....	85
IRQ159.....	86
4.6. mclicie5.....	87
4.6.1. Attributes.....	87
4.6.2. Format.....	87
4.6.3. Field Summary.....	87
4.6.4. Fields.....	88
IRQ160.....	88
IRQ161.....	89
IRQ162.....	89
IRQ163.....	89
IRQ164.....	90
IRQ165.....	90
IRQ166.....	90
IRQ167.....	91
IRQ168.....	91
IRQ169.....	91
IRQ170.....	92
IRQ171.....	92
IRQ172.....	92
IRQ173.....	93
IRQ174.....	93
IRQ175.....	93
IRQ176.....	94
IRQ177.....	94
IRQ178.....	94
IRQ179.....	95
IRQ180.....	95
IRQ181.....	95
IRQ182.....	96

IRQ183	96
IRQ184	96
IRQ185	97
IRQ186	97
IRQ187	97
IRQ188	98
IRQ189	98
IRQ190	98
IRQ191	99
4.7. mclicie6	100
4.7.1. Attributes	100
4.7.2. Format	100
4.7.3. Field Summary	100
4.7.4. Fields	101
IRQ192	101
IRQ193	102
IRQ194	102
IRQ195	102
IRQ196	103
IRQ197	103
IRQ198	103
IRQ199	104
IRQ200	104
IRQ201	104
IRQ202	105
IRQ203	105
IRQ204	105
IRQ205	106
IRQ206	106
IRQ207	106
IRQ208	107
IRQ209	107
IRQ210	107
IRQ211	108
IRQ212	108
IRQ213	108
IRQ214	109
IRQ215	109
IRQ216	109

IRQ217	110
IRQ218	110
IRQ219	110
IRQ220	111
IRQ221	111
IRQ222	111
IRQ223	112
4.8. mclicie7	113
4.8.1. Attributes	113
4.8.2. Format	113
4.8.3. Field Summary	113
4.8.4. Fields	114
IRQ224	114
IRQ225	115
IRQ226	115
IRQ227	115
IRQ228	116
IRQ229	116
IRQ230	116
IRQ231	117
IRQ232	117
IRQ233	117
IRQ234	118
IRQ235	118
IRQ236	118
IRQ237	119
IRQ238	119
IRQ239	119
IRQ240	120
IRQ241	120
IRQ242	120
IRQ243	121
IRQ244	121
IRQ245	121
IRQ246	122
IRQ247	122
IRQ248	122
IRQ249	123
IRQ250	123

IRQ251	123
IRQ252	124
IRQ253	124
IRQ254	124
IRQ255	125
4.9. mclicip0	126
4.9.1. Attributes	126
4.9.2. Format	126
4.9.3. Field Summary	126
4.9.4. Fields	127
IRQ0	127
IRQ1	128
IRQ2	128
IRQ3	128
IRQ4	129
IRQ5	129
IRQ6	129
IRQ7	130
IRQ8	130
IRQ9	130
IRQ10	131
IRQ11	131
IRQ12	131
IRQ13	132
IRQ14	132
IRQ15	132
IRQ16	133
IRQ17	133
IRQ18	133
IRQ19	134
IRQ20	134
IRQ21	134
IRQ22	135
IRQ23	135
IRQ24	135
IRQ25	136
IRQ26	136
IRQ27	136
IRQ28	137

IRQ29	137
IRQ30	137
IRQ31	138
4.10. mclicip1	139
4.10.1. Attributes	139
4.10.2. Format	139
4.10.3. Field Summary	139
4.10.4. Fields	140
IRQ32	140
IRQ33	141
IRQ34	141
IRQ35	141
IRQ36	142
IRQ37	142
IRQ38	142
IRQ39	143
IRQ40	143
IRQ41	143
IRQ42	144
IRQ43	144
IRQ44	144
IRQ45	145
IRQ46	145
IRQ47	145
IRQ48	146
IRQ49	146
IRQ50	146
IRQ51	147
IRQ52	147
IRQ53	147
IRQ54	148
IRQ55	148
IRQ56	148
IRQ57	149
IRQ58	149
IRQ59	149
IRQ60	150
IRQ61	150
IRQ62	150

IRQ63	151
4.11. mclicip2	152
4.11.1. Attributes	152
4.11.2. Format	152
4.11.3. Field Summary	152
4.11.4. Fields	153
IRQ64	153
IRQ65	154
IRQ66	154
IRQ67	154
IRQ68	155
IRQ69	155
IRQ70	155
IRQ71	156
IRQ72	156
IRQ73	156
IRQ74	157
IRQ75	157
IRQ76	157
IRQ77	158
IRQ78	158
IRQ79	158
IRQ80	159
IRQ81	159
IRQ82	159
IRQ83	160
IRQ84	160
IRQ85	160
IRQ86	161
IRQ87	161
IRQ88	161
IRQ89	162
IRQ90	162
IRQ91	162
IRQ92	163
IRQ93	163
IRQ94	163
IRQ95	164
4.12. mclicip3	165

4.12.1. Attributes	165
4.12.2. Format	165
4.12.3. Field Summary	165
4.12.4. Fields	166
IRQ96	166
IRQ97	167
IRQ98	167
IRQ99	167
IRQ100	168
IRQ101	168
IRQ102	168
IRQ103	169
IRQ104	169
IRQ105	169
IRQ106	170
IRQ107	170
IRQ108	170
IRQ109	171
IRQ110	171
IRQ111	171
IRQ112	172
IRQ113	172
IRQ114	172
IRQ115	173
IRQ116	173
IRQ117	173
IRQ118	174
IRQ119	174
IRQ120	174
IRQ121	175
IRQ122	175
IRQ123	175
IRQ124	176
IRQ125	176
IRQ126	176
IRQ127	177
4.13. mclicip4	178
4.13.1. Attributes	178
4.13.2. Format	178

4.13.3. Field Summary	178
4.13.4. Fields	179
IRQ128	179
IRQ129	180
IRQ130	180
IRQ131	180
IRQ132	181
IRQ133	181
IRQ134	181
IRQ135	182
IRQ136	182
IRQ137	182
IRQ138	183
IRQ139	183
IRQ140	183
IRQ141	184
IRQ142	184
IRQ143	184
IRQ144	185
IRQ145	185
IRQ146	185
IRQ147	186
IRQ148	186
IRQ149	186
IRQ150	187
IRQ151	187
IRQ152	187
IRQ153	188
IRQ154	188
IRQ155	188
IRQ156	189
IRQ157	189
IRQ158	189
IRQ159	190
4.14. mclicip5	191
4.14.1. Attributes	191
4.14.2. Format	191
4.14.3. Field Summary	191
4.14.4. Fields	192

IRQ160	192
IRQ161	193
IRQ162	193
IRQ163	193
IRQ164	194
IRQ165	194
IRQ166	194
IRQ167	195
IRQ168	195
IRQ169	195
IRQ170	196
IRQ171	196
IRQ172	196
IRQ173	197
IRQ174	197
IRQ175	197
IRQ176	198
IRQ177	198
IRQ178	198
IRQ179	199
IRQ180	199
IRQ181	199
IRQ182	200
IRQ183	200
IRQ184	200
IRQ185	201
IRQ186	201
IRQ187	201
IRQ188	202
IRQ189	202
IRQ190	202
IRQ191	203
4.15. mclicip6	204
4.15.1. Attributes	204
4.15.2. Format	204
4.15.3. Field Summary	204
4.15.4. Fields	205
IRQ192	205
IRQ193	206

IRQ194	206
IRQ195	206
IRQ196	207
IRQ197	207
IRQ198	207
IRQ199	208
IRQ200	208
IRQ201	208
IRQ202	209
IRQ203	209
IRQ204	209
IRQ205	210
IRQ206	210
IRQ207	210
IRQ208	211
IRQ209	211
IRQ210	211
IRQ211	212
IRQ212	212
IRQ213	212
IRQ214	213
IRQ215	213
IRQ216	213
IRQ217	214
IRQ218	214
IRQ219	214
IRQ220	215
IRQ221	215
IRQ222	215
IRQ223	216
4.16. mclicip7	217
4.16.1. Attributes	217
4.16.2. Format	217
4.16.3. Field Summary	217
4.16.4. Fields	218
IRQ224	218
IRQ225	219
IRQ226	219
IRQ227	219

IRQ228	220
IRQ229	220
IRQ230	220
IRQ231	221
IRQ232	221
IRQ233	221
IRQ234	222
IRQ235	222
IRQ236	222
IRQ237	223
IRQ238	223
IRQ239	223
IRQ240	224
IRQ241	224
IRQ242	224
IRQ243	225
IRQ244	225
IRQ245	225
IRQ246	226
IRQ247	226
IRQ248	226
IRQ249	227
IRQ250	227
IRQ251	227
IRQ252	228
IRQ253	228
IRQ254	228
IRQ255	229

5. Instructions (in alphabetical order)	230
5.1. qc16.bexti	230
5.2. qc16.bseti	231
5.3. qc16.clrint	232
5.4. qc16.delay	233
5.5. qc16.di	234
5.6. qc16.dir	235
5.7. qc16.ei	236
5.8. qc16.eir	237
5.9. qc16.extu	238
5.10. qc16.mienter.nest	239

5.11. qc16.mienter	241
5.12. qc16.mileaveret	243
5.13. qc16.mnret	245
5.14. qc16.mpyaddi	246
5.15. qc16.mret	247
5.16. qc16.mveqz	248
5.17. qc16.setint	249
5.18. qc32.addsat	250
5.19. qc32.addusat	251
5.20. qc32.beqi	252
5.21. qc32.bgei	253
5.22. qc32.bgeui	254
5.23. qc32.blti	255
5.24. qc32.bltui	256
5.25. qc32.bnei	257
5.26. qc32.brev32	258
5.27. qc32.clo	259
5.28. qc32.clrint	260
5.29. qc32.clrinti	261
5.30. qc32.compress2	262
5.31. qc32.compress3	263
5.32. qc32.csrrwr	264
5.33. qc32.csrrwri	265
5.34. qc32.cto	266
5.35. qc32.delay	267
5.36. qc32.expand2	268
5.37. qc32.expand3	269
5.38. qc32.extds	270
5.39. qc32.extdspr	271
5.40. qc32.extdsprh	272
5.41. qc32.extdsr	273
5.42. qc32.extdu	274
5.43. qc32.extdupr	275
5.44. qc32.extduprh	276
5.45. qc32.extdur	277
5.46. qc32.exts	278
5.47. qc32.extu	279
5.48. qc32.insb	280
5.49. qc32.insbh	281
5.50. qc32.insbhr	282
5.51. qc32.insbi	283

5.52. qc32.insbpr	284
5.53. qc32.insbprh	285
5.54. qc32.insbr	286
5.55. qc32.insbri	287
5.56. qc32.li	288
5.57. qc32.lieq	289
5.58. qc32.lieqi	290
5.59. qc32.lige	291
5.60. qc32.ligei	292
5.61. qc32.ligeu	293
5.62. qc32.ligeui	294
5.63. qc32.lilt	295
5.64. qc32.lilti	296
5.65. qc32.liltu	297
5.66. qc32.liltui	298
5.67. qc32.line	299
5.68. qc32.linei	300
5.69. qc32.lrb	301
5.70. qc32.lrbu	302
5.71. qc32.lrh	303
5.72. qc32.lrhu	304
5.73. qc32.lrw	305
5.74. qc32.lwm	306
5.75. qc32.lwmi	307
5.76. qc32.mienter.nest	308
5.77. qc32.mienter	310
5.78. qc32.mileaveret	312
5.79. qc32.mnret	314
5.80. qc32.mpyaddi	315
5.81. qc32.mveq	316
5.82. qc32.mveqi	317
5.83. qc32.mvge	318
5.84. qc32.mvgei	319
5.85. qc32.mvgeu	320
5.86. qc32.mvgeui	321
5.87. qc32.mvlt	322
5.88. qc32.mvlti	323
5.89. qc32.mvltu	324
5.90. qc32.mvltui	325
5.91. qc32.mvne	326
5.92. qc32.mvnei	327

5.93. qc32.norm	328
5.94. qc32.normeu	329
5.95. qc32.normu	330
5.96. qc32.selecteqi	331
5.97. qc32.selectieq	332
5.98. qc32.selectieqi	333
5.99. qc32.selectiieq	334
5.100. qc32.selectiine	335
5.101. qc32.selectine	336
5.102. qc32.selectinei	337
5.103. qc32.selectnei	338
5.104. qc32.setint	339
5.105. qc32.setinti	340
5.106. qc32.setwm	341
5.107. qc32.setwmi	342
5.108. qc32.sh4add	343
5.109. qc32.sh5add	344
5.110. qc32.sh6add	345
5.111. qc32.sh7add	346
5.112. qc32.sh8add	347
5.113. qc32.shladd	348
5.114. qc32.slasat	349
5.115. qc32.sllsat	350
5.116. qc32.srb	351
5.117. qc32.srh	352
5.118. qc32.srw	353
5.119. qc32.subsat	354
5.120. qc32.subusat	355
5.121. qc32.swm	356
5.122. qc32.swmi	357
5.123. qc32.wrap	358
5.124. qc32.wrapi	359
5.125. qc48.addai	360
5.126. qc48.addi	361
5.127. qc48.andai	362
5.128. qc48.andi	363
5.129. qc48.beqi	364
5.130. qc48.bgei	365
5.131. qc48.bgeui	366
5.132. qc48.blti	367
5.133. qc48.bltoi	368

5.134. qc48.bnei	369
5.135. qc48.j	370
5.136. qc48.jal	371
5.137. qc48.lb	372
5.138. qc48.lbu	373
5.139. qc48.lh	374
5.140. qc48.lhu	375
5.141. qc48.li	376
5.142. qc48.lw	377
5.143. qc48.orai	378
5.144. qc48.ori	379
5.145. qc48.sb	380
5.146. qc48.sh	381
5.147. qc48.sw	382
5.148. qc48.xorai	383
5.149. qc48.xori	384
6. IDL Functions	385
6.1. abort_current_instruction (builtin)	385
6.2. access_check	385
6.3. assert (builtin)	385
6.4. atomic_check_then_write_32 (builtin)	385
6.5. atomic_check_then_write_64 (builtin)	386
6.6. current_translation_mode	386
6.7. delay (builtin)	387
6.8. effective_ldst_mode	387
6.9. exception_handling_mode	387
6.10. highest_set_bit	388
6.11. ialign	388
6.12. implemented? (builtin)	389
6.13. in_naturally_aligned_region?	389
6.14. is_naturally_aligned	389
6.15. jump_halfword	389
6.16. lowest_set_bit	390
6.17. misaligned_is_atomic?	390
6.18. mode	391
6.19. mpv	391
6.20. mtval_for	391
6.21. mtval_readonly?	392
6.22. notify_mode_change (builtin)	392
6.23. page_walk	393
6.24. pma_applies? (builtin)	395

6.25. pmp_check	395
6.26. pmp_match	396
6.27. pmp_match_32	396
6.28. pmp_match_64	397
6.29. raise	398
6.30. read_memory	399
6.31. read_memory_aligned	400
6.32. read_physical_memory (builtin)	400
6.33. set_mode	400
6.34. sext	400
6.35. stval_for	401
6.36. stval_readonly?	401
6.37. translate	402
6.38. unpredictable (builtin)	403
6.39. virtual_mode?	403
6.40. vstval_for	403
6.41. vstval_readonly?	404
6.42. write_memory	404
6.43. write_memory_aligned	405
6.44. write_physical_memory (builtin)	405
6.45. xlen	406

DRAFT

Licensing and Acknowledgements



This document is in the [Development state](#).

Change should be expected

DRAFT

Copyright and license information

This document is released under the [Creative Commons Attribution 4.0 International License](#).

Copyright 2024 by Qualcomm Technologies, Inc..

DRAFT

Acknowledgements

Contributors to version 0.1 of the specification (in alphabetical order) include:

- Derek Hower <dhower@qti.qualcomm.com> (Qualcomm Technologies, Inc.)
- Albert Yosher <ayosher@qti.qualcomm.com> (Qualcomm Technologies, Inc.) Contributors to version 0.2 of the specification (in alphabetical order) include:
- Derek Hower <dhower@qti.qualcomm.com> (Qualcomm Technologies, Inc.)
- Albert Yosher <ayosher@qti.qualcomm.com> (Qualcomm Technologies, Inc.)

We express our gratitude to everyone that contributed to, reviewed or improved this specification through their comments and questions.

DRAFT

Versions

The following versions have been defined:

Version

0.1

State

development

Version

0.2

State

development

Changes

- Splits Xqciu into sub-extensions based on instruction type
- Removed shXadd instructions in favor of generic shladd

Implies

- Xqcac (0.1)
- Xqcbi (0.1)
- Xqcbm (0.1)
- Xqccli (0.1)
- Xqccm (0.1)
- Xqccs (0.1)
- Xqcint (0.1)
- Xqcli (0.1)
- Xqclia (0.1)
- Xqclo (0.1)
- Xqclsm (0.1)

Chapter 1. Extension description

The Xqciu extension includes a set of instructions that improve RISC-V code density and performance in microcontrollers. It fills several gaps:

Long immediates

This extension provides wide-immediate versions of loads, stores, branches, jumps, and several arithmetic operations.

Addressing modes

New indexed addressing modes are added for load and store instructions.

Load/store multiple

Xqciu adds instructions that load multiple sequential values from memory into multiple registers. Analogous instructions for stores are also included.

Branch immediate instructions

The base RISC-V ISA provides conditional branches that compare two register values. Xqciu adds conditional branch instructions that compare an immediate value to a register value, reducing a common code sequence into a single instruction.

Conditional instructions

Xqciu includes a variety of conditional select instructions that pick one of two operand values based on the result of a condition and conditional move instructions that either move a value or retain a value in a destination register based on the result of a condition. Conditional select and conditional move instructions help reduce code size and avoid branches in common code sequences.

Extra bit manipulation instructions

Xqciu expands upon the standard B extension by adding instructions for bit insertion/extraction, bit set/clear, sign and zero extension, and bit counting instructions.

Fast interrupt instructions

Xqciu adds instructions to accelerate interrupt handling, including instructions to quickly enable/disable interrupts and instructions to automatically save an interrupt frame.

Saturating arithmetic

Xqciu adds saturating arithmetic instructions to improve performance of fixed-point calculations.

Xqciu adds 16, 32, and 48-bit instruction encodings. The 16 and 32-bit encodings are allocated in the custom opcode space so as not to conflict with standard RISC-V instructions. The 48-bit instructions follow the guidance for 48-bit instructions in the RISC-V standard, but are not allocated in reserved custom space since no such space has been defined by RISC-V International.

1.1. Sub-extensions

The following sub-extensions are defined:

1.1.1. Xqcac

The Xqcbi extension includes three instructions to accelerate common address calculations.

1.1.2. Xqcbi

The Xqcbi extension includes twelve conditional branch instructions that use an immediate operand for a source.

1.1.3. Xqcbm

The Xqcbm extension includes seven instructions that perform bit manipulation, include insertion and extraction.

1.1.4. Xqccli

The Xqccli extension includes twelve instructions that conditionally load an immediate value.

1.1.5. Xqccm

The Xqccm extension includes twelve conditional move instructions.

1.1.6. Xqccs

The Xqccs extension includes eight conditional select instructions.

1.1.7. Xqcint

The Xqcint extension includes three instructions to accelerate interrupt servicing by performing common actions during ISR prologue/epilogue.

1.1.8. Xqcli

The Xqcli extension includes a two instructions that load large immediates than is available with the base RISC-V ISA.

1.1.9. Xqclia

The Xqclia extension includes eight 48-bit instructions that perform arithmetic using large immediates.

1.1.10. Xqclo

The Xqclo extension includes eight 48-bit load/stores instructions that use an offset larger than can be found in the base RISC-V ISA.

1.1.11. Xqclsm

The Xqclsm extension includes six instructions that transfer multiple values between registers and memory.

DRAFT

Chapter 2. Instruction summary

The following 149 instructions are added by this extension:

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc16.bexti rd, shamt	Single-Bit extract (Immediate)	✓	✓
✓		qc16.bseti rd, shamt	Single-Bit set (Immediate)	✓	✓
✓		qc16.clrint rs1	Clear interrupt (Register)	✓	✓
✓		qc16.delay imm	Delay execution	✓	✓
✓		`qc16.di`	Disable interrupts	✓	✓
✓		qc16.dir rd	Disable interrupts (Register)	✓	✓
✓		`qc16.ei`	Enable interrupts	✓	✓
✓		qc16.eir rs1	Restore interrupts (Register)	✓	✓
✓		qc16.extu rd, width	Extract bits unsigned	✓	✓
✓		`qc16.mienter.nest`	Machine mode interrupt enter	✓	✓
✓		`qc16.mienter`	Machine mode interrupt enter	✓	✓
✓		`qc16.mileaveret`	Machine mode interrupt exit	✓	✓
✓		`qc16.mnret`	Machine NMI Return	✓	✓
✓		qc16.mpyaddi rd, rs1, uimm	Multiply and accumulate (Immediate)	✓	✓
✓		`qc16.mret`	Machine Exception Return	✓	✓
✓		qc16.mveqz rd, rs1	Conditional Move if equal to zero	✓	✓
✓		qc16.setint rs1	Set interrupt (Register)	✓	✓
✓		qc32.addsat rd, rs1, rs2	Saturating signed addition	✓	✓
✓		qc32.addusat rd, rs1, rs2	Saturating unsigned addition	✓	✓
✓		qc32.beqi rs1, imm, offset	Branch on equal (Immediate)	✓	✓
✓		qc32.bgei rs1, imm, offset	Branch on greater than or equal (immediate)	✓	✓
✓		qc32.bgeui rs1, imm, offset	Branch on greater than or equal unsigned (immediate)	✓	✓
✓		qc32.bltni rs1, imm, offset	Branch on less than (immediate)	✓	✓
✓		qc32.bltnui rs1, imm, offset	Branch on less than unsigned (immediate)	✓	✓

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc32.bnei rs1, imm, offset	Branch on not equal (immediate)	✓	✓
✓		qc32.brev32 rd, rs1	Reverse bit order	✓	✓
✓		qc32.clo rd, rs1	Count leading ones	✓	✓
✓		qc32.clrint rs3	Clear interrupt (Register)	✓	✓
✓		qc32.clrinti imm	Clear interrupt (Immediate)	✓	✓
✓		qc32.compress2 rd, rs1	Bit compression (every 2nd bit)	✓	✓
✓		qc32.compress3 rd, rs1	Bit compression (every 3rd bit)	✓	✓
✓	✓	qc32.csrrwr rd, rs1, rs2	Atomic Read/Write CSR (Register)	✓	✓
✓	✓	qc32.csrrwri rd, imm, rs2	Atomic Read/Write CSR (Register) Immediate	✓	✓
✓		qc32.cto rd, rs1	Count trailing ones	✓	✓
✓		qc32.delay imm	Delay execution	✓	✓
✓		qc32.expand2 rd, rs1	Bit expansion (every 2nd bit)	✓	✓
✓		qc32.expand3 rd, rs1	Bit expansion (every 3rd bit)	✓	✓
✓		qc32.extds rd, rs1, width, shamt	Extract bits from pair signed (Immediate)	✓	✓
✓		qc32.extdspr rd, rs1, rs2	Extract bits from pair signed, packed descriptor (Register)	✓	✓
✓		qc32.extdsprh rd, rs1, rs2	Extract bits from pair signed, packed descriptor high part (Register)	✓	✓
✓		qc32.extdsr rd, rs1, rs2	Extract bits from pair signed (Register)	✓	✓
✓		qc32.extdu rd, rs1, width, shamt	Extract bits from pair unsigned (Immediate)	✓	✓
✓		qc32.extdupr rd, rs1, rs2	Extract bits from pair unsigned, packed descriptor (Register)	✓	✓
✓		qc32.extduprh rd, rs1, rs2	Extract bits from pair unsigned, packed descriptor high part (Register)	✓	✓
✓		qc32.extdur rd, rs1, rs2	Extract bits from pair unsigned (Register)	✓	✓
✓		qc32.exts rd, rs1, width, shamt	Extract bits signed	✓	✓
✓		qc32.extu rd, rs1, width, shamt	Extract bits unsigned	✓	✓

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc32.insb rd, rs1, width, shamt	Insert bits (Register)	✓	✓
✓		qc32.insbh rd, rs1, width, shamt	Insert bits in 64-bit higher part (Register)	✓	✓
✓		qc32.insbhr rd, rs1, rs2	Insert bits in 64-bit higher part (Register)	✓	✓
✓		qc32.insbi rd, imm, width, shamt	Insert bits (Immediate)	✓	✓
✓		qc32.insbpr rd, rs1, rs2	Insert bits, packed descriptor (Register)	✓	✓
✓		qc32.insbprh rd, rs1, rs2	Insert bits, packed descriptor high part (Register)	✓	✓
✓		qc32.insbr rd, rs1, rs2	Insert bits (Register)	✓	✓
✓		qc32.insbri rd, rs1, imm	Insert bits (Immediate)	✓	✓
✓		qc32.li rd, imm	Load immediate large	✓	✓
✓		qc32.lieq rd, rs1, rs2, simm	Conditional load immediate if equal (Register)	✓	✓
✓		qc32.lieqi rd, rs1, imm, simm	Conditional load immediate if equal (Immediate)	✓	✓
✓		qc32.lige rd, rs1, rs2, simm	Conditional load immediate if great or equal than (Register)	✓	✓
✓		qc32.ligei rd, rs1, imm, simm	Conditional load immediate if great or equal than (Immediate)	✓	✓
✓		qc32.ligeu rd, rs1, rs2, simm	Conditional load immediate if great or equal than unsigned (Register)	✓	✓
✓		qc32.ligeui rd, rs1, imm, simm	Conditional load immediate if great or equal than unsigned (Immediate)	✓	✓
✓		qc32.lilt rd, rs1, rs2, simm	Conditional load immediate if less than (Register)	✓	✓
✓		qc32.lilti rd, rs1, imm, simm	Conditional load immediate if less than (Immediate)	✓	✓
✓		qc32.liltu rd, rs1, rs2, simm	Conditional load immediate if less than unsigned (Register)	✓	✓
✓		qc32.liltui rd, rs1, imm, simm	Conditional load immediate if less than unsigned (Immediate)	✓	✓
✓		qc32.line rd, rs1, rs2, simm	Conditional load immediate if not equal (Register)	✓	✓

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc32.linei rd, rs1, imm, simm	Conditional load immediate if not equal (Immediate)	✓	✓
✓		qc32.lrb rd, rs1, rs2, shamt	Load indexed byte	✓	✓
✓		qc32.lrbu rd, rs1, rs2, shamt	Load indexed unsigned byte	✓	✓
✓		qc32.lrh rd, rs1, rs2, shamt	Load indexed halfword	✓	✓
✓		qc32.lrhu rd, rs1, rs2, shamt	Load indexed unsigned halfword	✓	✓
✓		qc32.lrw rd, rs1, rs2, shamt	Load indexed word	✓	✓
✓		qc32.lwm rd, rs2, imm(rs1)	Load word multiple	✓	✓
✓		qc32.lwmi rd, length, imm(rs1)	Load word multiple (Immediate)	✓	✓
✓		`qc32.mienter.nest`	Machine mode interrupt enter	✓	✓
✓		`qc32.mienter`	Machine mode interrupt enter	✓	✓
✓		`qc32.mileaveret`	Machine mode interrupt exit	✓	✓
✓		`qc32.mnret`	Machine NMI Return	✓	✓
✓		qc32.mpyaddi rd, rs1, imm	Multiply and accumulate (Immediate)	✓	✓
✓		qc32.mveq rd, rs1, rs2, rs3	Conditional move if equal (Register)	✓	✓
✓		qc32.mveqi rd, rs1, imm, rs3	Conditional move if equal (Immediate)	✓	✓
✓		qc32.mvge rd, rs1, rs2, rs3	Conditional move if great or equal than (Register)	✓	✓
✓		qc32.mvgei rd, rs1, imm, rs3	Conditional move if great or equal than (Immediate)	✓	✓
✓		qc32.mvgeu rd, rs1, rs2, rs3	Conditional move if great or equal than unsigned (Register)	✓	✓
✓		qc32.mvgeui rd, rs1, imm, rs3	Conditional move if great or equal than unsigned (Immediate)	✓	✓
✓		qc32.mvlt rd, rs1, rs2, rs3	Conditional move if less than (Register)	✓	✓

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc32.mvlti rd, rs1, imm, rs3	Conditional move if less than (Immediate)	✓	✓
✓		qc32.mvltu rd, rs1, rs2, rs3	Conditional move if less than unsigned (Register)	✓	✓
✓		qc32.mvltui rd, rs1, imm, rs3	Conditional move if less than unsigned (Immediate)	✓	✓
✓		qc32.mvne rd, rs1, rs2, rs3	Conditional move if not equal (Register)	✓	✓
✓		qc32.mvnei rd, rs1, imm, rs3	Conditional move if not equal (Immediate)	✓	✓
✓		qc32.norm rd, rs1	Signed Normalization	✓	✓
✓		qc32.normeu rd, rs1	Unsigned Even Normalization	✓	✓
✓		qc32.normu rd, rs1	Unsigned Normalization	✓	✓
✓		qc32.selecteqi rd, imm, rs2, rs3	Select load immediate or register if equal (Immediate)	✓	✓
✓		qc32.selectieq rd, rs1, rs2, simm2	Select load immediate or register if equal (Register)	✓	✓
✓		qc32.selectieqi rd, imm, rs2, simm2	Select load immediate or register if equal (Immediate)	✓	✓
✓		qc32.selectiieq rd, rs1, simm1, simm2	Select load immediate if equal (Register)	✓	✓
✓		qc32.selectiine rd, rs1, simm1, simm2	Select load immediate if not equal (Register)	✓	✓
✓		qc32.selectine rd, rs1, rs2, simm2	Select load immediate or register if not equal (Register)	✓	✓
✓		qc32.selectinei rd, imm, rs2, simm2	Select load immediate or register if not equal (Immediate)	✓	✓
✓		qc32.selectnei rd, imm, rs2, rs3	Select load immediate or register if not equal (Immediate)	✓	✓
✓		qc32.setint rs3	Set interrupt (Register)	✓	✓
✓		qc32.setinti imm	Set interrupt (Immediate)	✓	✓
✓		qc32.setwm rs3, rs2, imm(rs1)	Set word multiple (Register)	✓	✓
✓		qc32.setwmi rs3, length, imm(rs1)	Set word multiple (Immediate)	✓	✓
✓		qc32.sh4add rd, rs1, rs2	Shift left by 4 and add	✓	

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc32.sh5add rd, rs1, rs2	Shift left by 5 and add	✓	
✓		qc32.sh6add rd, rs1, rs2	Shift left by 6 and add	✓	
✓		qc32.sh7add rd, rs1, rs2	Shift left by 7 and add	✓	
✓		qc32.sh8add rd, rs1, rs2	Shift left by 8 and add	✓	
✓		qc32.shladd rs1, rs2, shamt	Shift left and add (immediate)		✓
✓		qc32.slasat rd, rs1, rs2	Saturating arithmetic left shift	✓	✓
✓		qc32.sllsat rd, rs1, rs2	Saturating logical left shift	✓	✓
✓		qc32.srb rs3, rs1, rs2, shamt	Store indexed byte	✓	✓
✓		qc32.srh rs3, rs1, rs2, shamt	Store indexed halfword	✓	✓
✓		qc32.srw rs3, rs1, rs2, shamt	Store indexed word	✓	✓
✓		qc32.subsat rd, rs1, rs2	Saturating signed subtraction	✓	✓
✓		qc32.subusat rd, rs1, rs2	Saturating unsigned subtraction	✓	✓
✓		qc32.swm rs3, rs2, imm(rs1)	Store word multiple	✓	✓
✓		qc32.swmi rs3, length, imm(rs1)	Store word multiple (immediate)	✓	✓
✓		qc32.wrap rd, rs1, rs2	Wraparound (Register)	✓	✓
✓		qc32.wrapi rd, rs1, imm	Wraparound (Immediate)	✓	✓
✓		qc48.addai rd, imm	Add immediate	✓	✓
✓		qc48.addi rd, rs1, imm	Add immediate	✓	✓
✓		qc48.andai rd, imm	And immediate	✓	✓
✓		qc48.andi rd, rs1, imm	Add immediate	✓	✓
✓		qc48.beqi rs1, imm, offset	Branch on equal (immediate)	✓	✓
✓		qc48.bgei rs1, imm, offset	Branch on greater than or equal (immediate)	✓	✓
✓		qc48.bgeui rs1, imm, offset	Branch on greater than or equal unsigned (immediate)	✓	✓
✓		qc48.blتي rs1, imm, offset	Branch on less than (immediate)	✓	✓

RV3 2	RV6 4	Mnemonic	Instruction	v0. 1	v0. 2
✓		qc48.bltoi rs1, imm, offset	Branch on less than unsigned (immediate)	✓	✓
✓		qc48.bnei rs1, imm, offset	Branch on not equal (immediate)	✓	✓
✓		qc48.j imm	Jump	✓	✓
✓		qc48.jal imm	Jump and link	✓	✓
✓		qc48.lb rd, imm(rs1)	Load byte	✓	✓
✓		qc48.lbu rd, imm(rs1)	Load byte unsigned	✓	✓
✓		qc48.lh rd, imm(rs1)	Load halfword	✓	✓
✓		qc48.lhu rd, imm(rs1)	Load halfword unsigned	✓	✓
✓		qc48.li rd, imm	Load immediate large	✓	✓
✓		qc48.lw rd, imm(rs1)	Load word	✓	✓
✓		qc48.orai rd, imm	Or immediate	✓	✓
✓		qc48.ori rd, rs1, imm	Or immediate	✓	✓
✓		qc48.sb rs2, imm(rs1)	Store byte	✓	✓
✓		qc48.sh rs2, imm(rs1)	Store halfword	✓	✓
✓		qc48.sw rs2, imm(rs1)	Store word	✓	✓
✓		qc48.xorai rd, imm	Exclusive Or immediate	✓	✓
✓		qc48.xori rd, rs1, imm	Exclusive Or immediate	✓	✓

2.1. Instructions by sub-extension

Mnemonic	Xqci u	Xqca c	Xqcb i	Xqcb m	Xqcc li	Xqcc m	Xqcc s	Xqcin t	Xqcl i	Xqcli a	Xqcl o	Xqcls m
qc16.bexti	✓			✓								
qc16.bseti	✓			✓								
qc16.clrint	✓											
qc16.delay	✓											
qc16.di	✓											
qc16.dir	✓											
qc16.ei	✓											
qc16.eir	✓											

Mnemonic	Xqci u	Xqca c	Xqcb i	Xqcb m	Xqcc li	Xqcc m	Xqcc s	Xqcin t	Xqcl i	Xqcli a	Xqcl o	Xqcls m
qc16.extu	✓			✓								
qc16.mienter.n est	✓							✓				
qc16.mienter	✓							✓				
qc16.mileavere t	✓							✓				
qc16.mnret	✓											
qc16.mpyaddi	✓	✓										
qc16.mret	✓											
qc16.mveqz	✓											
qc16.setint	✓											
qc32.addsat	✓											
qc32.addusat	✓											
qc32.beqi	✓											
qc32.bgei	✓		✓									
qc32.bgeui	✓		✓									
qc32.blti	✓		✓									
qc32.bltui	✓		✓									
qc32.bnei	✓		✓									
qc32.brev32	✓											
qc32.clo	✓											
qc32.clrint	✓											
qc32.clrinti	✓											
qc32.compress 2	✓											
qc32.compress 3	✓											
qc32.csrrwr	✓											
qc32.csrrwri	✓											
qc32.cto	✓											
qc32.delay	✓											

Mnemonic	Xqci u	Xqca c	Xqcb i	Xqcb m	Xqcc li	Xqcc m	Xqcc s	Xqcin t	Xqcl i	Xqcli a	Xqcl o	Xqcls m
qc32.expand2	✓											
qc32.expand3	✓											
qc32.extds	✓											
qc32.extdspr	✓											
qc32.extdsprh	✓											
qc32.extdsr	✓											
qc32.extdu	✓											
qc32.extdupr	✓											
qc32.extduprh	✓											
qc32.extdur	✓											
qc32.exts	✓			✓								
qc32.extu	✓			✓								
qc32.insb	✓			✓								
qc32.insbh	✓											
qc32.insbhr	✓											
qc32.insbi	✓			✓								
qc32.insbpr	✓											
qc32.insbprh	✓											
qc32.insbr	✓											
qc32.insbri	✓											
qc32.li	✓								✓			
qc32.lieq	✓				✓							
qc32.lieqi	✓				✓							
qc32.lige	✓				✓							
qc32.ligei	✓				✓							
qc32.ligeu	✓				✓							
qc32.ligeui	✓				✓							
qc32.lilt	✓				✓							
qc32.lilti	✓				✓							
qc32.liltu	✓				✓							

Mnemonic	Xqci u	Xqca c	Xqcb i	Xqcb m	Xqcc li	Xqcc m	Xqcc s	Xqcin t	Xqcl i	Xqcli a	Xqcl o	Xqcls m
qc32.liltui	✓				✓							
qc32.line	✓				✓							
qc32.linei	✓				✓							
qc32.lrb	✓											
qc32.lrbu	✓											
qc32.lrh	✓											
qc32.lrhu	✓											
qc32.lrw	✓											
qc32.lwm	✓											✓
qc32.lwmi	✓											✓
qc32.mienter.n est	✓											
qc32.mienter	✓											
qc32.mileavere t	✓											
qc32.mnret	✓											
qc32.mpyaddi	✓	✓										
qc32.mveq	✓					✓						
qc32.mveqi	✓					✓						
qc32.mvge	✓					✓						
qc32.mvgei	✓					✓						
qc32.mvgeu	✓					✓						
qc32.mvgeui	✓					✓						
qc32.mvlt	✓					✓						
qc32.mvlti	✓					✓						
qc32.mvltu	✓					✓						
qc32.mvltui	✓					✓						
qc32.mvne	✓					✓						
qc32.mvnei	✓					✓						
qc32.norm	✓											

Mnemonic	Xqci u	Xqca c	Xqcb i	Xqcb m	Xqcc li	Xqcc m	Xqcc s	Xqcin t	Xqcl i	Xqcli a	Xqcl o	Xqcls m
qc32.normeu	✓											
qc32.normu	✓											
qc32.selecteqi	✓						✓					
qc32.selectieq	✓						✓					
qc32.selectieqi	✓						✓					
qc32.selectiieq	✓						✓					
qc32.selectiine	✓						✓					
qc32.selectine	✓						✓					
qc32.selectinei	✓						✓					
qc32.selectnei	✓						✓					
qc32.setint	✓											
qc32.setinti	✓											
qc32.setwm	✓											✓
qc32.setwmi	✓											✓
qc32.sh4add	✓											
qc32.sh5add	✓											
qc32.sh6add	✓											
qc32.sh7add	✓											
qc32.sh8add	✓											
qc32.shladd	✓	✓										
qc32.slasat	✓											
qc32.sllsat	✓											
qc32.srb	✓											
qc32.srh	✓											
qc32.srw	✓											
qc32.subsat	✓											
qc32.subusat	✓											
qc32.swm	✓											✓
qc32.swmi	✓											✓
qc32.wrap	✓											

Mnemonic	Xqci u	Xqca c	Xqcb i	Xqcb m	Xqcc li	Xqcc m	Xqcc s	Xqcin t	Xqcl i	Xqcli a	Xqcl o	Xqcls m
qc32.wrapi	✓											
qc48.addai	✓									✓		
qc48.addi	✓									✓		
qc48.andai	✓									✓		
qc48.andi	✓									✓		
qc48.beqi	✓		✓									
qc48.bgei	✓		✓									
qc48.bgeui	✓		✓									
qc48.blti	✓		✓									
qc48.bltui	✓		✓									
qc48.bnei	✓		✓									
qc48.j	✓											
qc48.jal	✓											
qc48.lb	✓										✓	
qc48.lbu	✓										✓	
qc48.lh	✓										✓	
qc48.lhu	✓										✓	
qc48.li	✓								✓			
qc48.lw	✓										✓	
qc48.orai	✓									✓		
qc48.ori	✓									✓		
qc48.sb	✓										✓	
qc48.sh	✓										✓	
qc48.sw	✓										✓	
qc48.xorai	✓									✓		
qc48.xori	✓									✓		

Chapter 3. CSR summary

The following 16 are added by this extension.

RV32	RV64	CSR	Name	v0.1	v0.2
✓	✓	mclicie0	IRQ Enable 0	✓	✓
✓	✓	mclicie1	IRQ Enable 1	✓	✓
✓	✓	mclicie2	IRQ Enable 2	✓	✓
✓	✓	mclicie3	IRQ Enable 3	✓	✓
✓	✓	mclicie4	IRQ Enable 4	✓	✓
✓	✓	mclicie5	IRQ Enable 5	✓	✓
✓	✓	mclicie6	IRQ Enable 6	✓	✓
✓	✓	mclicie7	IRQ Enable 7	✓	✓
✓	✓	mclicip0	IRQ Pending 0	✓	✓
✓	✓	mclicip1	IRQ Pending 1	✓	✓
✓	✓	mclicip2	IRQ Pending 2	✓	✓
✓	✓	mclicip3	IRQ Pending 3	✓	✓
✓	✓	mclicip4	IRQ Pending 4	✓	✓
✓	✓	mclicip5	IRQ Pending 5	✓	✓
✓	✓	mclicip6	IRQ Pending 6	✓	✓
✓	✓	mclicip7	IRQ Pending 7	✓	✓

Chapter 4. Csrs (in alphabetical order)

DRAFT

4.1. mclcie0

IRQ Enable 0

Enable bits for IRQs 0-31

4.1.1. Attributes

CSR Address	0x7f0
Length	32-bit-bit
Privilege Mode	M

4.1.2. Format




Figure 1. mclcie0 format

4.1.3. Field Summary

Name	Location	Type	Reset Value
IRQ0	0	RW	0
IRQ1	1	RW	0
IRQ2	2	RW	0
IRQ3	3	RW	0
IRQ4	4	RW	0
IRQ5	5	RW	0
IRQ6	6	RW	0
IRQ7	7	RW	0
IRQ8	8	RW	0
IRQ9	9	RW	0
IRQ10	10	RW	0
IRQ11	11	RW	0
IRQ12	12	RW	0
IRQ13	13	RW	0

Name	Location	Type	Reset Value
IRQ14	14	RW	0
IRQ15	15	RW	0
IRQ16	16	RW	0
IRQ17	17	RW	0
IRQ18	18	RW	0
IRQ19	19	RW	0
IRQ20	20	RW	0
IRQ21	21	RW	0
IRQ22	22	RW	0
IRQ23	23	RW	0
IRQ24	24	RW	0
IRQ25	25	RW	0
IRQ26	26	RW	0
IRQ27	27	RW	0
IRQ28	28	RW	0
IRQ29	29	RW	0
IRQ30	30	RW	0
IRQ31	31	RW	0

4.1.4. Fields

IRQ0

Location 0
Description IRQ1 enabled
Type RW
Reset value 0

IRQ1

Location*1***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ2

Location*2***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ3

Location*3***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ4

Location
4
Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ5

Location
5
Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ6

Location
6
Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ7

Location

7

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ8

Location

8

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ9

Location

9

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ10

Location*10***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ11

Location*11***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ12

Location*12***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ13

Location*13***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ14

Location*14***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ15

Location*15***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ16

Location
16
Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ17

Location
17
Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ18

Location
18
Description
<i>IRQ1 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ19

Location*19***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ20

Location*20***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ21

Location*21***Description***IRQ1 enabled***Type***RW***Reset value***0*

IRQ22

Location

22

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ23

Location

23

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ24

Location

24

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ25

Location

25

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ26

Location

26

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ27

Location

27

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ28

Location

28

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ29

Location

29

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ30

Location

30

Description*IRQ1 enabled***Type***RW***Reset value**

0

IRQ31

Location*31***Description***IRQ1 enabled***Type***RW***Reset value***0*

DRAFT

4.2. mclcie1

IRQ Enable 1

Enable bits for IRQs 32-63

4.2.1. Attributes

CSR Address	0x7f1
Length	32-bit-bit
Privilege Mode	M

4.2.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ63	IRQ62	IRQ61	IRQ60	IRQ59	IRQ58	IRQ57	IRQ56	IRQ55	IRQ54	IRQ53	IRQ52	IRQ51	IRQ50	IRQ49	IRQ48
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ47	IRQ46	IRQ45	IRQ44	IRQ43	IRQ42	IRQ41	IRQ40	IRQ39	IRQ38	IRQ37	IRQ36	IRQ35	IRQ34	IRQ33	IRQ32

Figure 2. mclcie1 format

4.2.3. Field Summary

Name	Location	Type	Reset Value
IRQ32	0	RW	0
IRQ33	1	RW	0
IRQ34	2	RW	0
IRQ35	3	RW	0
IRQ36	4	RW	0
IRQ37	5	RW	0
IRQ38	6	RW	0
IRQ39	7	RW	0
IRQ40	8	RW	0
IRQ41	9	RW	0
IRQ42	10	RW	0
IRQ43	11	RW	0
IRQ44	12	RW	0
IRQ45	13	RW	0

Name	Location	Type	Reset Value
IRQ46	14	RW	0
IRQ47	15	RW	0
IRQ48	16	RW	0
IRQ49	17	RW	0
IRQ50	18	RW	0
IRQ51	19	RW	0
IRQ52	20	RW	0
IRQ53	21	RW	0
IRQ54	22	RW	0
IRQ55	23	RW	0
IRQ56	24	RW	0
IRQ57	25	RW	0
IRQ58	26	RW	0
IRQ59	27	RW	0
IRQ60	28	RW	0
IRQ61	29	RW	0
IRQ62	30	RW	0
IRQ63	31	RW	0

4.2.4. Fields

IRQ32

Location
0

Description
IRQ33 enabled

Type
RW

Reset value
0

IRQ33

Location

1

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ34

Location

2

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ35

Location

3

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ36

Location

4

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ37

Location

5

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ38

Location

6

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ39

Location

7

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ40

Location

8

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ41

Location

9

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ42

Location*10***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ43

Location*11***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ44

Location*12***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ45

Location*13***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ46

Location*14***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ47

Location*15***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ48

Location*16***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ49

Location*17***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ50

Location*18***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ51

Location*19***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ52

Location*20***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ53

Location*21***Description***IRQ33 enabled***Type***RW***Reset value***0*

IRQ54

Location

22

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ55

Location

23

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ56

Location

24

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ57

Location

25

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ58

Location

26

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ59

Location

27

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ60

Location

28

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ61

Location

29

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ62

Location

30

Description*IRQ33 enabled***Type***RW***Reset value**

0

IRQ63

Location*31***Description***IRQ33 enabled***Type***RW***Reset value***0*

DRAFT

4.3. mclcie2

IRQ Enable 2

Enable bits for IRQs 64-95

4.3.1. Attributes

CSR Address	0x7f2
Length	32-bit-bit
Privilege Mode	M

4.3.2. Format




Figure 3. mclcie2 format

4.3.3. Field Summary

Name	Location	Type	Reset Value
IRQ64	0	RW	0
IRQ65	1	RW	0
IRQ66	2	RW	0
IRQ67	3	RW	0
IRQ68	4	RW	0
IRQ69	5	RW	0
IRQ70	6	RW	0
IRQ71	7	RW	0
IRQ72	8	RW	0
IRQ73	9	RW	0
IRQ74	10	RW	0
IRQ75	11	RW	0
IRQ76	12	RW	0
IRQ77	13	RW	0

Name	Location	Type	Reset Value
IRQ78	14	RW	0
IRQ79	15	RW	0
IRQ80	16	RW	0
IRQ81	17	RW	0
IRQ82	18	RW	0
IRQ83	19	RW	0
IRQ84	20	RW	0
IRQ85	21	RW	0
IRQ86	22	RW	0
IRQ87	23	RW	0
IRQ88	24	RW	0
IRQ89	25	RW	0
IRQ90	26	RW	0
IRQ91	27	RW	0
IRQ92	28	RW	0
IRQ93	29	RW	0
IRQ94	30	RW	0
IRQ95	31	RW	0

4.3.4. Fields

IRQ64

Location

0

Description

IRQ65 enabled

Type

RW

Reset value

0

IRQ65

Location

1

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ66

Location

2

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ67

Location

3

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ68

Location

4

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ69

Location

5

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ70

Location

6

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ71

Location

7

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ72

Location

8

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ73

Location

9

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ74

Location*10***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ75

Location*11***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ76

Location*12***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ77

Location*13***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ78

Location*14***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ79

Location*15***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ80

Location*16***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ81

Location*17***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ82

Location*18***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ83

Location*19***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ84

Location*20***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ85

Location*21***Description***IRQ65 enabled***Type***RW***Reset value***0*

IRQ86

Location

22

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ87

Location

23

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ88

Location

24

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ89

Location

25

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ90

Location

26

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ91

Location

27

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ92

Location

28

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ93

Location

29

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ94

Location

30

Description*IRQ65 enabled***Type***RW***Reset value**

0

IRQ95

Location
31
Description
IRQ65 enabled
Type
RW
Reset value
0

DRAFT

4.4. mclcie3

IRQ Enable 3

Enable bits for IRQs 96-127

4.4.1. Attributes

CSR Address	0x7f3
Length	32-bit-bit
Privilege Mode	M

4.4.2. Format



Figure 4. mclcie3 format

4.4.3. Field Summary

Name	Location	Type	Reset Value
IRQ96	0	RW	0
IRQ97	1	RW	0
IRQ98	2	RW	0
IRQ99	3	RW	0
IRQ100	4	RW	0
IRQ101	5	RW	0
IRQ102	6	RW	0
IRQ103	7	RW	0
IRQ104	8	RW	0
IRQ105	9	RW	0
IRQ106	10	RW	0
IRQ107	11	RW	0
IRQ108	12	RW	0
IRQ109	13	RW	0

Name	Location	Type	Reset Value
IRQ110	14	RW	0
IRQ111	15	RW	0
IRQ112	16	RW	0
IRQ113	17	RW	0
IRQ114	18	RW	0
IRQ115	19	RW	0
IRQ116	20	RW	0
IRQ117	21	RW	0
IRQ118	22	RW	0
IRQ119	23	RW	0
IRQ120	24	RW	0
IRQ121	25	RW	0
IRQ122	26	RW	0
IRQ123	27	RW	0
IRQ124	28	RW	0
IRQ125	29	RW	0
IRQ126	30	RW	0
IRQ127	31	RW	0

4.4.4. Fields

IRQ96

Location 0
Description IRQ97 enabled
Type RW
Reset value 0

IRQ97

Location*1***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ98

Location*2***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ99

Location*3***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ100

Location

4

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ101

Location

5

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ102

Location

6

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ103

Location

7

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ104

Location

8

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ105

Location

9

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ106

Location*10***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ107

Location*11***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ108

Location*12***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ109

Location*13***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ110

Location*14***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ111

Location*15***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ112

Location*16***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ113

Location*17***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ114

Location*18***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ115

Location*19***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ116

Location*20***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ117

Location*21***Description***IRQ97 enabled***Type***RW***Reset value***0*

IRQ118

Location

22

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ119

Location

23

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ120

Location

24

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ121

Location

25

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ122

Location

26

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ123

Location

27

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ124

Location

28

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ125

Location

29

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ126

Location

30

Description*IRQ97 enabled***Type***RW***Reset value**

0

IRQ127

Location*31***Description***IRQ97 enabled***Type***RW***Reset value***0*

DRAFT

4.5. mclcie4

IRQ Enable 4

Enable bits for IRQs 128-159

4.5.1. Attributes

CSR Address	0x7f4
Length	32-bit-bit
Privilege Mode	M

4.5.2. Format



Figure 5. mclcie4 format

4.5.3. Field Summary

Name	Location	Type	Reset Value
IRQ128	0	RW	0
IRQ129	1	RW	0
IRQ130	2	RW	0
IRQ131	3	RW	0
IRQ132	4	RW	0
IRQ133	5	RW	0
IRQ134	6	RW	0
IRQ135	7	RW	0
IRQ136	8	RW	0
IRQ137	9	RW	0
IRQ138	10	RW	0
IRQ139	11	RW	0
IRQ140	12	RW	0
IRQ141	13	RW	0

Name	Location	Type	Reset Value
IRQ142	14	RW	0
IRQ143	15	RW	0
IRQ144	16	RW	0
IRQ145	17	RW	0
IRQ146	18	RW	0
IRQ147	19	RW	0
IRQ148	20	RW	0
IRQ149	21	RW	0
IRQ150	22	RW	0
IRQ151	23	RW	0
IRQ152	24	RW	0
IRQ153	25	RW	0
IRQ154	26	RW	0
IRQ155	27	RW	0
IRQ156	28	RW	0
IRQ157	29	RW	0
IRQ158	30	RW	0
IRQ159	31	RW	0

4.5.4. Fields

IRQ128

Location

0

Description

IRQ129 enabled

Type

RW

Reset value

0

IRQ129

Location

1

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ130

Location

2

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ131

Location

3

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ132

Location

4

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ133

Location

5

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ134

Location

6

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ135

Location

7

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ136

Location

8

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ137

Location

9

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ138

Location*10***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ139

Location*11***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ140

Location*12***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ141

Location*13***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ142

Location*14***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ143

Location*15***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ144

Location*16***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ145

Location*17***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ146

Location*18***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ147

Location*19***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ148

Location*20***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ149

Location*21***Description***IRQ129 enabled***Type***RW***Reset value***0*

IRQ150

Location

22

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ151

Location

23

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ152

Location

24

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ153

Location

25

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ154

Location

26

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ155

Location

27

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ156

Location

28

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ157

Location

29

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ158

Location

30

Description*IRQ129 enabled***Type***RW***Reset value**

0

IRQ159

Location*31***Description***IRQ129 enabled***Type***RW***Reset value***0*

DRAFT

4.6. mclcie5

IRQ Enable 5

Enable bits for IRQs 160-191

4.6.1. Attributes

CSR Address	0x7f5
Length	32-bit-bit
Privilege Mode	M

4.6.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ191	IRQ190	IRQ189	IRQ188	IRQ187	IRQ186	IRQ185	IRQ184	IRQ183	IRQ182	IRQ181	IRQ180	IRQ179	IRQ178	IRQ177	IRQ176
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ175	IRQ174	IRQ173	IRQ172	IRQ171	IRQ170	IRQ169	IRQ168	IRQ167	IRQ166	IRQ165	IRQ164	IRQ163	IRQ162	IRQ161	IRQ160

Figure 6. mclcie5 format

4.6.3. Field Summary

Name	Location	Type	Reset Value
IRQ160	0	RW	0
IRQ161	1	RW	0
IRQ162	2	RW	0
IRQ163	3	RW	0
IRQ164	4	RW	0
IRQ165	5	RW	0
IRQ166	6	RW	0
IRQ167	7	RW	0
IRQ168	8	RW	0
IRQ169	9	RW	0
IRQ170	10	RW	0
IRQ171	11	RW	0
IRQ172	12	RW	0
IRQ173	13	RW	0

Name	Location	Type	Reset Value
IRQ174	14	RW	0
IRQ175	15	RW	0
IRQ176	16	RW	0
IRQ177	17	RW	0
IRQ178	18	RW	0
IRQ179	19	RW	0
IRQ180	20	RW	0
IRQ181	21	RW	0
IRQ182	22	RW	0
IRQ183	23	RW	0
IRQ184	24	RW	0
IRQ185	25	RW	0
IRQ186	26	RW	0
IRQ187	27	RW	0
IRQ188	28	RW	0
IRQ189	29	RW	0
IRQ190	30	RW	0
IRQ191	31	RW	0

4.6.4. Fields

IRQ160

Location 0
Description IRQ161 enabled
Type RW
Reset value 0

IRQ161

Location*1***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ162

Location*2***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ163

Location*3***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ164

Location

4

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ165

Location

5

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ166

Location

6

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ167

Location

7

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ168

Location

8

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ169

Location

9

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ170

Location*10***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ171

Location*11***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ172

Location*12***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ173

Location*13***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ174

Location*14***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ175

Location*15***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ176

Location*16***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ177

Location*17***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ178

Location*18***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ179

Location*19***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ180

Location*20***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ181

Location*21***Description***IRQ161 enabled***Type***RW***Reset value***0*

IRQ182

Location

22

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ183

Location

23

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ184

Location

24

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ185

Location

25

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ186

Location

26

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ187

Location

27

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ188

Location

28

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ189

Location

29

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ190

Location

30

Description*IRQ161 enabled***Type***RW***Reset value**

0

IRQ191

Location*31***Description***IRQ161 enabled***Type***RW***Reset value***0*

DRAFT

4.7. mclcie6

IRQ Enable 6

Enable bits for IRQs 192-223

4.7.1. Attributes

CSR Address	0x7f6
Length	32-bit-bit
Privilege Mode	M

4.7.2. Format



Figure 7. mclcie6 format

4.7.3. Field Summary

Name	Location	Type	Reset Value
IRQ192	0	RW	0
IRQ193	1	RW	0
IRQ194	2	RW	0
IRQ195	3	RW	0
IRQ196	4	RW	0
IRQ197	5	RW	0
IRQ198	6	RW	0
IRQ199	7	RW	0
IRQ200	8	RW	0
IRQ201	9	RW	0
IRQ202	10	RW	0
IRQ203	11	RW	0
IRQ204	12	RW	0
IRQ205	13	RW	0

Name	Location	Type	Reset Value
IRQ206	14	RW	0
IRQ207	15	RW	0
IRQ208	16	RW	0
IRQ209	17	RW	0
IRQ210	18	RW	0
IRQ211	19	RW	0
IRQ212	20	RW	0
IRQ213	21	RW	0
IRQ214	22	RW	0
IRQ215	23	RW	0
IRQ216	24	RW	0
IRQ217	25	RW	0
IRQ218	26	RW	0
IRQ219	27	RW	0
IRQ220	28	RW	0
IRQ221	29	RW	0
IRQ222	30	RW	0
IRQ223	31	RW	0

4.7.4. Fields

IRQ192

Location

0

Description

IRQ193 enabled

Type

RW

Reset value

0

IRQ193

Location

1

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ194

Location

2

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ195

Location

3

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ196

Location

4

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ197

Location

5

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ198

Location

6

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ199

Location

7

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ200

Location

8

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ201

Location

9

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ202

Location*10***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ203

Location*11***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ204

Location*12***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ205

Location*13***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ206

Location*14***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ207

Location*15***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ208

Location*16***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ209

Location*17***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ210

Location*18***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ211

Location*19***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ212

Location*20***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ213

Location*21***Description***IRQ193 enabled***Type***RW***Reset value***0*

IRQ214

Location

22

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ215

Location

23

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ216

Location

24

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ217

Location

25

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ218

Location

26

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ219

Location

27

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ220

Location

28

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ221

Location

29

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ222

Location

30

Description*IRQ193 enabled***Type***RW***Reset value**

0

IRQ223

Location*31***Description***IRQ193 enabled***Type***RW***Reset value***0*

DRAFT

4.8. mclcie7

IRQ Enable 7

Enable bits for IRQs 224-255

4.8.1. Attributes

CSR Address	0x7f7
Length	32-bit-bit
Privilege Mode	M

4.8.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ255	IRQ254	IRQ253	IRQ252	IRQ251	IRQ250	IRQ249	IRQ248	IRQ247	IRQ246	IRQ245	IRQ244	IRQ243	IRQ242	IRQ241	IRQ240
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ239	IRQ238	IRQ237	IRQ236	IRQ235	IRQ234	IRQ233	IRQ232	IRQ231	IRQ230	IRQ229	IRQ228	IRQ227	IRQ226	IRQ225	IRQ224

Figure 8. mclcie7 format

4.8.3. Field Summary

Name	Location	Type	Reset Value
IRQ224	0	RW	0
IRQ225	1	RW	0
IRQ226	2	RW	0
IRQ227	3	RW	0
IRQ228	4	RW	0
IRQ229	5	RW	0
IRQ230	6	RW	0
IRQ231	7	RW	0
IRQ232	8	RW	0
IRQ233	9	RW	0
IRQ234	10	RW	0
IRQ235	11	RW	0
IRQ236	12	RW	0
IRQ237	13	RW	0

Name	Location	Type	Reset Value
IRQ238	14	RW	0
IRQ239	15	RW	0
IRQ240	16	RW	0
IRQ241	17	RW	0
IRQ242	18	RW	0
IRQ243	19	RW	0
IRQ244	20	RW	0
IRQ245	21	RW	0
IRQ246	22	RW	0
IRQ247	23	RW	0
IRQ248	24	RW	0
IRQ249	25	RW	0
IRQ250	26	RW	0
IRQ251	27	RW	0
IRQ252	28	RW	0
IRQ253	29	RW	0
IRQ254	30	RW	0
IRQ255	31	RW	0

4.8.4. Fields

IRQ224

Location 0
Description IRQ225 enabled
Type RW
Reset value 0

IRQ225

Location*1***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ226

Location*2***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ227

Location*3***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ228

Location

4

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ229

Location

5

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ230

Location

6

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ231

Location

7

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ232

Location

8

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ233

Location

9

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ234

Location*10***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ235

Location*11***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ236

Location*12***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ237

Location*13***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ238

Location*14***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ239

Location*15***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ240

Location
16
Description
<i>IRQ225 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ241

Location
17
Description
<i>IRQ225 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ242

Location
18
Description
<i>IRQ225 enabled</i>
Type
<i>RW</i>
Reset value
0

IRQ243

Location*19***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ244

Location*20***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ245

Location*21***Description***IRQ225 enabled***Type***RW***Reset value***0*

IRQ246

Location

22

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ247

Location

23

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ248

Location

24

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ249

Location	25
Description	<i>IRQ225 enabled</i>
Type	<i>RW</i>
Reset value	0

IRQ250

Location	26
Description	<i>IRQ225 enabled</i>
Type	<i>RW</i>
Reset value	0

IRQ251

Location	27
Description	<i>IRQ225 enabled</i>
Type	<i>RW</i>
Reset value	0

IRQ252

Location

28

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ253

Location

29

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ254

Location

30

Description*IRQ225 enabled***Type***RW***Reset value**

0

IRQ255

Location	31
Description	IRQ225 enabled
Type	RW
Reset value	0

DRAFT

4.9. mclicip0

IRQ Pending 0

Pending bits for IRQs 0-31

4.9.1. Attributes

CSR Address	0x7f0
Length	32-bit-bit
Privilege Mode	M

4.9.2. Format




Figure 9. mclicip0 format

4.9.3. Field Summary

Name	Location	Type	Reset Value
IRQ0	0	RW	0
IRQ1	1	RW	0
IRQ2	2	RW	0
IRQ3	3	RW	0
IRQ4	4	RW	0
IRQ5	5	RW	0
IRQ6	6	RW	0
IRQ7	7	RW	0
IRQ8	8	RW	0
IRQ9	9	RW	0
IRQ10	10	RW	0
IRQ11	11	RW	0
IRQ12	12	RW	0
IRQ13	13	RW	0

Name	Location	Type	Reset Value
IRQ14	14	RW	0
IRQ15	15	RW	0
IRQ16	16	RW	0
IRQ17	17	RW	0
IRQ18	18	RW	0
IRQ19	19	RW	0
IRQ20	20	RW	0
IRQ21	21	RW	0
IRQ22	22	RW	0
IRQ23	23	RW	0
IRQ24	24	RW	0
IRQ25	25	RW	0
IRQ26	26	RW	0
IRQ27	27	RW	0
IRQ28	28	RW	0
IRQ29	29	RW	0
IRQ30	30	RW	0
IRQ31	31	RW	0

4.9.4. Fields

IRQ0

Location 0
Description IRQ1 pending
Type RW
Reset value 0

IRQ1

Location

1

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ2

Location

2

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ3

Location

3

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ4

Location
4
Description
<i>IRQ1 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ5

Location
5
Description
<i>IRQ1 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ6

Location
6
Description
<i>IRQ1 pending</i>
Type
<i>RW</i>
Reset value
0

IRQ7

Location

7

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ8

Location

8

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ9

Location

9

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ10

Location*10***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ11

Location*11***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ12

Location*12***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ13

Location*13***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ14

Location*14***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ15

Location*15***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ16

Location*16***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ17

Location*17***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ18

Location*18***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ19

Location*19***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ20

Location*20***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ21

Location*21***Description***IRQ1 pending***Type***RW***Reset value***0*

IRQ22

Location

22

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ23

Location

23

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ24

Location

24

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ25

Location

25

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ26

Location

26

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ27

Location

27

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ28

Location

28

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ29

Location

29

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ30

Location

30

Description*IRQ1 pending***Type***RW***Reset value**

0

IRQ31

Location*31***Description***IRQ1 pending***Type***RW***Reset value***0*

DRAFT

4.10. mclicip1

IRQ Pending 1

Pending bits for IRQs 32-63

4.10.1. Attributes

CSR Address	0x7f1
Length	32-bit-bit
Privilege Mode	M

4.10.2. Format




Figure 10. mclicip1 format

4.10.3. Field Summary

Name	Location	Type	Reset Value
IRQ32	0	RW	0
IRQ33	1	RW	0
IRQ34	2	RW	0
IRQ35	3	RW	0
IRQ36	4	RW	0
IRQ37	5	RW	0
IRQ38	6	RW	0
IRQ39	7	RW	0
IRQ40	8	RW	0
IRQ41	9	RW	0
IRQ42	10	RW	0
IRQ43	11	RW	0
IRQ44	12	RW	0
IRQ45	13	RW	0

Name	Location	Type	Reset Value
IRQ46	14	RW	0
IRQ47	15	RW	0
IRQ48	16	RW	0
IRQ49	17	RW	0
IRQ50	18	RW	0
IRQ51	19	RW	0
IRQ52	20	RW	0
IRQ53	21	RW	0
IRQ54	22	RW	0
IRQ55	23	RW	0
IRQ56	24	RW	0
IRQ57	25	RW	0
IRQ58	26	RW	0
IRQ59	27	RW	0
IRQ60	28	RW	0
IRQ61	29	RW	0
IRQ62	30	RW	0
IRQ63	31	RW	0

4.10.4. Fields

IRQ32

Location 0
Description IRQ33 pending
Type RW
Reset value 0

IRQ33

Location

1

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ34

Location

2

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ35

Location

3

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ36

Location

4

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ37

Location

5

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ38

Location

6

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ39

Location

7

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ40

Location

8

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ41

Location

9

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ42

Location*10***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ43

Location*11***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ44

Location*12***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ45

Location*13***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ46

Location*14***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ47

Location*15***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ48

Location*16***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ49

Location*17***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ50

Location*18***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ51

Location*19***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ52

Location*20***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ53

Location*21***Description***IRQ33 pending***Type***RW***Reset value***0*

IRQ54

Location

22

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ55

Location

23

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ56

Location

24

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ57

Location

25

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ58

Location

26

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ59

Location

27

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ60

Location

28

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ61

Location

29

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ62

Location

30

Description*IRQ33 pending***Type***RW***Reset value**

0

IRQ63

Location*31***Description***IRQ33 pending***Type***RW***Reset value***0*

DRAFT

4.11. mclicip2

IRQ Pending 2

Pending bits for IRQs 64-95

4.11.1. Attributes

CSR Address	0x7f2
Length	32-bit-bit
Privilege Mode	M

4.11.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ95	IRQ94	IRQ93	IRQ92	IRQ91	IRQ90	IRQ89	IRQ88	IRQ87	IRQ86	IRQ85	IRQ84	IRQ83	IRQ82	IRQ81	IRQ80
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ79	IRQ78	IRQ77	IRQ76	IRQ75	IRQ74	IRQ73	IRQ72	IRQ71	IRQ70	IRQ69	IRQ68	IRQ67	IRQ66	IRQ65	IRQ64

Figure 11. mclicip2 format

4.11.3. Field Summary

Name	Location	Type	Reset Value
IRQ64	0	RW	0
IRQ65	1	RW	0
IRQ66	2	RW	0
IRQ67	3	RW	0
IRQ68	4	RW	0
IRQ69	5	RW	0
IRQ70	6	RW	0
IRQ71	7	RW	0
IRQ72	8	RW	0
IRQ73	9	RW	0
IRQ74	10	RW	0
IRQ75	11	RW	0
IRQ76	12	RW	0
IRQ77	13	RW	0

Name	Location	Type	Reset Value
IRQ78	14	RW	0
IRQ79	15	RW	0
IRQ80	16	RW	0
IRQ81	17	RW	0
IRQ82	18	RW	0
IRQ83	19	RW	0
IRQ84	20	RW	0
IRQ85	21	RW	0
IRQ86	22	RW	0
IRQ87	23	RW	0
IRQ88	24	RW	0
IRQ89	25	RW	0
IRQ90	26	RW	0
IRQ91	27	RW	0
IRQ92	28	RW	0
IRQ93	29	RW	0
IRQ94	30	RW	0
IRQ95	31	RW	0

4.11.4. Fields

IRQ64

Location 0
Description IRQ65 pending
Type RW
Reset value 0

IRQ65

Location

1

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ66

Location

2

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ67

Location

3

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ68

Location

4

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ69

Location

5

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ70

Location

6

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ71

Location

7

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ72

Location

8

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ73

Location

9

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ74

Location*10***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ75

Location*11***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ76

Location*12***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ77

Location*13***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ78

Location*14***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ79

Location*15***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ80

Location*16***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ81

Location*17***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ82

Location*18***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ83

Location*19***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ84

Location*20***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ85

Location*21***Description***IRQ65 pending***Type***RW***Reset value***0*

IRQ86

Location

22

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ87

Location

23

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ88

Location

24

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ89

Location

25

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ90

Location

26

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ91

Location

27

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ92

Location

28

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ93

Location

29

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ94

Location

30

Description*IRQ65 pending***Type***RW***Reset value**

0

IRQ95

Location*31***Description***IRQ65 pending***Type***RW***Reset value***0*

DRAFT

4.12. mclicip3

IRQ Pending 3

Pending bits for IRQs 96-127

4.12.1. Attributes

CSR Address	0x7f3
Length	32-bit-bit
Privilege Mode	M

4.12.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ127	IRQ126	IRQ125	IRQ124	IRQ123	IRQ122	IRQ121	IRQ120	IRQ119	IRQ118	IRQ117	IRQ116	IRQ115	IRQ114	IRQ113	IRQ112
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ111	IRQ110	IRQ109	IRQ108	IRQ107	IRQ106	IRQ105	IRQ104	IRQ103	IRQ102	IRQ101	IRQ100	IRQ99	IRQ98	IRQ97	IRQ96

Figure 12. mclicip3 format

4.12.3. Field Summary

Name	Location	Type	Reset Value
IRQ96	0	RW	0
IRQ97	1	RW	0
IRQ98	2	RW	0
IRQ99	3	RW	0
IRQ100	4	RW	0
IRQ101	5	RW	0
IRQ102	6	RW	0
IRQ103	7	RW	0
IRQ104	8	RW	0
IRQ105	9	RW	0
IRQ106	10	RW	0
IRQ107	11	RW	0
IRQ108	12	RW	0
IRQ109	13	RW	0

Name	Location	Type	Reset Value
IRQ110	14	RW	0
IRQ111	15	RW	0
IRQ112	16	RW	0
IRQ113	17	RW	0
IRQ114	18	RW	0
IRQ115	19	RW	0
IRQ116	20	RW	0
IRQ117	21	RW	0
IRQ118	22	RW	0
IRQ119	23	RW	0
IRQ120	24	RW	0
IRQ121	25	RW	0
IRQ122	26	RW	0
IRQ123	27	RW	0
IRQ124	28	RW	0
IRQ125	29	RW	0
IRQ126	30	RW	0
IRQ127	31	RW	0

4.12.4. Fields

IRQ96

Location 0
Description IRQ97 pending
Type RW
Reset value 0

IRQ97

Location

1

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ98

Location

2

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ99

Location

3

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ100

Location

4

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ101

Location

5

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ102

Location

6

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ103

Location

7

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ104

Location

8

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ105

Location

9

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ106

Location*10***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ107

Location*11***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ108

Location*12***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ109

Location*13***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ110

Location*14***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ111

Location*15***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ112

Location*16***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ113

Location*17***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ114

Location*18***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ115

Location*19***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ116

Location*20***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ117

Location*21***Description***IRQ97 pending***Type***RW***Reset value***0*

IRQ118

Location

22

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ119

Location

23

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ120

Location

24

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ121

Location

25

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ122

Location

26

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ123

Location

27

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ124

Location

28

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ125

Location

29

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ126

Location

30

Description*IRQ97 pending***Type***RW***Reset value**

0

IRQ127

Location*31***Description***IRQ97 pending***Type***RW***Reset value***0*

DRAFT

4.13. mclicip4

IRQ Pending 4

Pending bits for IRQs 128-159

4.13.1. Attributes

CSR Address	0x7f4
Length	32-bit-bit
Privilege Mode	M

4.13.2. Format



Figure 13. mclicip4 format

4.13.3. Field Summary

Name	Location	Type	Reset Value
IRQ128	0	RW	0
IRQ129	1	RW	0
IRQ130	2	RW	0
IRQ131	3	RW	0
IRQ132	4	RW	0
IRQ133	5	RW	0
IRQ134	6	RW	0
IRQ135	7	RW	0
IRQ136	8	RW	0
IRQ137	9	RW	0
IRQ138	10	RW	0
IRQ139	11	RW	0
IRQ140	12	RW	0
IRQ141	13	RW	0

Name	Location	Type	Reset Value
IRQ142	14	RW	0
IRQ143	15	RW	0
IRQ144	16	RW	0
IRQ145	17	RW	0
IRQ146	18	RW	0
IRQ147	19	RW	0
IRQ148	20	RW	0
IRQ149	21	RW	0
IRQ150	22	RW	0
IRQ151	23	RW	0
IRQ152	24	RW	0
IRQ153	25	RW	0
IRQ154	26	RW	0
IRQ155	27	RW	0
IRQ156	28	RW	0
IRQ157	29	RW	0
IRQ158	30	RW	0
IRQ159	31	RW	0

4.13.4. Fields

IRQ128

Location

0

Description

IRQ129 pending

Type

RW

Reset value

0

IRQ129

Location

1

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ130

Location

2

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ131

Location

3

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ132

Location

4

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ133

Location

5

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ134

Location

6

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ135

Location

7

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ136

Location

8

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ137

Location

9

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ138

Location*10***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ139

Location*11***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ140

Location*12***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ141

Location*13***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ142

Location*14***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ143

Location*15***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ144

Location*16***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ145

Location*17***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ146

Location*18***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ147

Location*19***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ148

Location*20***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ149

Location*21***Description***IRQ129 pending***Type***RW***Reset value***0*

IRQ150

Location

22

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ151

Location

23

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ152

Location

24

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ153

Location

25

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ154

Location

26

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ155

Location

27

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ156

Location

28

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ157

Location

29

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ158

Location

30

Description*IRQ129 pending***Type***RW***Reset value**

0

IRQ159

Location*31***Description***IRQ129 pending***Type***RW***Reset value***0*

DRAFT

4.14. mclcip5

IRQ Pending 5

Pending bits for IRQs 160-191

4.14.1. Attributes

CSR Address	0x7f5
Length	32-bit-bit
Privilege Mode	M

4.14.2. Format



Figure 14. mclcip5 format

4.14.3. Field Summary

Name	Location	Type	Reset Value
IRQ160	0	RW	0
IRQ161	1	RW	0
IRQ162	2	RW	0
IRQ163	3	RW	0
IRQ164	4	RW	0
IRQ165	5	RW	0
IRQ166	6	RW	0
IRQ167	7	RW	0
IRQ168	8	RW	0
IRQ169	9	RW	0
IRQ170	10	RW	0
IRQ171	11	RW	0
IRQ172	12	RW	0
IRQ173	13	RW	0

Name	Location	Type	Reset Value
IRQ174	14	RW	0
IRQ175	15	RW	0
IRQ176	16	RW	0
IRQ177	17	RW	0
IRQ178	18	RW	0
IRQ179	19	RW	0
IRQ180	20	RW	0
IRQ181	21	RW	0
IRQ182	22	RW	0
IRQ183	23	RW	0
IRQ184	24	RW	0
IRQ185	25	RW	0
IRQ186	26	RW	0
IRQ187	27	RW	0
IRQ188	28	RW	0
IRQ189	29	RW	0
IRQ190	30	RW	0
IRQ191	31	RW	0

4.14.4. Fields

IRQ160

Location

0

Description

IRQ161 pending

Type

RW

Reset value

0

IRQ161

Location

1

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ162

Location

2

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ163

Location

3

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ164

Location

4

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ165

Location

5

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ166

Location

6

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ167

Location

7

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ168

Location

8

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ169

Location

9

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ170

Location*10***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ171

Location*11***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ172

Location*12***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ173

Location*13***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ174

Location*14***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ175

Location*15***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ176

Location*16***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ177

Location*17***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ178

Location*18***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ179

Location*19***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ180

Location*20***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ181

Location*21***Description***IRQ161 pending***Type***RW***Reset value***0*

IRQ182

Location

22

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ183

Location

23

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ184

Location

24

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ185

Location

25

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ186

Location

26

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ187

Location

27

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ188

Location

28

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ189

Location

29

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ190

Location

30

Description*IRQ161 pending***Type***RW***Reset value**

0

IRQ191

Location*31***Description***IRQ161 pending***Type***RW***Reset value***0*

DRAFT

4.15. mclicip6

IRQ Pending 6

Pending bits for IRQs 192-223

4.15.1. Attributes

CSR Address	0x7f6
Length	32-bit-bit
Privilege Mode	M

4.15.2. Format



Figure 15. mclicip6 format

4.15.3. Field Summary

Name	Location	Type	Reset Value
IRQ192	0	RW	0
IRQ193	1	RW	0
IRQ194	2	RW	0
IRQ195	3	RW	0
IRQ196	4	RW	0
IRQ197	5	RW	0
IRQ198	6	RW	0
IRQ199	7	RW	0
IRQ200	8	RW	0
IRQ201	9	RW	0
IRQ202	10	RW	0
IRQ203	11	RW	0
IRQ204	12	RW	0
IRQ205	13	RW	0

Name	Location	Type	Reset Value
IRQ206	14	RW	0
IRQ207	15	RW	0
IRQ208	16	RW	0
IRQ209	17	RW	0
IRQ210	18	RW	0
IRQ211	19	RW	0
IRQ212	20	RW	0
IRQ213	21	RW	0
IRQ214	22	RW	0
IRQ215	23	RW	0
IRQ216	24	RW	0
IRQ217	25	RW	0
IRQ218	26	RW	0
IRQ219	27	RW	0
IRQ220	28	RW	0
IRQ221	29	RW	0
IRQ222	30	RW	0
IRQ223	31	RW	0

4.15.4. Fields

IRQ192

Location

0

Description

IRQ193 pending

Type

RW

Reset value

0

IRQ193

Location

1

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ194

Location

2

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ195

Location

3

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ196

Location

4

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ197

Location

5

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ198

Location

6

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ199

Location

7

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ200

Location

8

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ201

Location

9

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ202

Location*10***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ203

Location*11***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ204

Location*12***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ205

Location*13***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ206

Location*14***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ207

Location*15***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ208

Location*16***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ209

Location*17***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ210

Location*18***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ211

Location*19***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ212

Location*20***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ213

Location*21***Description***IRQ193 pending***Type***RW***Reset value***0*

IRQ214

Location

22

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ215

Location

23

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ216

Location

24

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ217

Location

25

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ218

Location

26

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ219

Location

27

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ220

Location

28

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ221

Location

29

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ222

Location

30

Description*IRQ193 pending***Type***RW***Reset value**

0

IRQ223

Location*31***Description***IRQ193 pending***Type***RW***Reset value***0*

DRAFT

4.16. mclicip7

IRQ Pending 7

Pending bits for IRQs 224-255

4.16.1. Attributes

CSR Address	0x7f7
Length	32-bit-bit
Privilege Mode	M

4.16.2. Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IRQ255	IRQ254	IRQ253	IRQ252	IRQ251	IRQ250	IRQ249	IRQ248	IRQ247	IRQ246	IRQ245	IRQ244	IRQ243	IRQ242	IRQ241	IRQ240
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ239	IRQ238	IRQ237	IRQ236	IRQ235	IRQ234	IRQ233	IRQ232	IRQ231	IRQ230	IRQ229	IRQ228	IRQ227	IRQ226	IRQ225	IRQ224

Figure 16. mclicip7 format

4.16.3. Field Summary

Name	Location	Type	Reset Value
IRQ224	0	RW	0
IRQ225	1	RW	0
IRQ226	2	RW	0
IRQ227	3	RW	0
IRQ228	4	RW	0
IRQ229	5	RW	0
IRQ230	6	RW	0
IRQ231	7	RW	0
IRQ232	8	RW	0
IRQ233	9	RW	0
IRQ234	10	RW	0
IRQ235	11	RW	0
IRQ236	12	RW	0
IRQ237	13	RW	0

Name	Location	Type	Reset Value
IRQ238	14	RW	0
IRQ239	15	RW	0
IRQ240	16	RW	0
IRQ241	17	RW	0
IRQ242	18	RW	0
IRQ243	19	RW	0
IRQ244	20	RW	0
IRQ245	21	RW	0
IRQ246	22	RW	0
IRQ247	23	RW	0
IRQ248	24	RW	0
IRQ249	25	RW	0
IRQ250	26	RW	0
IRQ251	27	RW	0
IRQ252	28	RW	0
IRQ253	29	RW	0
IRQ254	30	RW	0
IRQ255	31	RW	0

4.16.4. Fields

IRQ224

Location 0
Description IRQ225 pending
Type RW
Reset value 0

IRQ225

Location

1

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ226

Location

2

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ227

Location

3

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ228

Location

4

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ229

Location

5

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ230

Location

6

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ231

Location

7

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ232

Location

8

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ233

Location

9

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ234

Location*10***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ235

Location*11***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ236

Location*12***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ237

Location*13***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ238

Location*14***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ239

Location*15***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ240

Location*16***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ241

Location*17***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ242

Location*18***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ243

Location*19***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ244

Location*20***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ245

Location*21***Description***IRQ225 pending***Type***RW***Reset value***0*

IRQ246

Location

22

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ247

Location

23

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ248

Location

24

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ249

Location

25

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ250

Location

26

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ251

Location

27

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ252

Location

28

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ253

Location

29

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ254

Location

30

Description*IRQ225 pending***Type***RW***Reset value**

0

IRQ255

Location*31***Description***IRQ225 pending***Type***RW***Reset value***0*

DRAFT

Chapter 5. Instructions (in alphabetical order)

5.1. qc16.bexti


Synopsis

Single-Bit extract (Immediate)

Mnemonic

```
qc16.bexti rd, shamt
```

Encoding



Description

This instruction returns a single bit extracted from rd. The index is read from the lower log2(XLEN) bits of shamt.

Decode Variables

```
Bits<5> shamt = $encoding[6:2];
Bits<3> rd = $encoding[9:7];
```

Operation

```
XReg index = shamt & (xlen() - 1);
XReg reg = rd + 8;
X[reg] = (X[reg] >> index) & 1;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.2. qc16.bseti


Synopsis

Single-Bit set (Immediate)

Mnemonic

```
qc16.bseti rd, shamt
```

Encoding



Description

This instruction returns `rd` with a single bit set at the index specified in `shamt`. The index is read from the lower $\log_2(\text{XLEN})$ bits of `shamt`.

Decode Variables

```
Bits<5> shamt = $encoding[6:2];
Bits<3> rd = $encoding[9:7];
```

Operation

```
XReg index = shamt & (xlen() - 1);
XReg reg = rd + 8;
X[reg] = X[reg] | (1 << index);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.3. qc16.clrint


Synopsis

Clear interrupt (Register)

Mnemonic

```
qc16.clrint rs1
```

Encoding



Description

Clear interrupt, interrupt number is in rs1.

Decode Variables

```
Bits<5> rs1 = $encoding[11:7];
```

Operation

```
XReg idx = rs1 / 32;  
XReg bit = rs1 % 32;  
XReg pre_csr = CSR[mclcip0 + idx].sw_read();  
CSR[mclcip0 + idx].sw_write(pre_csr & ~(1 << bit));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.4. qc16.delay


Synopsis

Delay execution

Mnemonic

```
qc16.delay imm
```

Encoding



Description

Delay execution for given imm amount of cycles.

Decode Variables

```
Bits<5> imm = $encoding[6:2];
```

Operation

```
delay(imm);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.5. qc16.di


Synopsis

Disable interrupts

Mnemonic

qc16.di

Encoding



Description

Globally disable interrupts. Equivalent to "csrrci zero, mstatus, 8".

Decode Variables

Operation

```
XReg pre_mstatus = CSR[mstatus].sw_read();
CSR[mstatus].sw_write(pre_mstatus & ~8);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.6. qc16.dir


Synopsis

Disable interrupts (Register)

Mnemonic

```
qc16.dir rd
```

Encoding



Description

Globally disable interrupts, write previous value of mstatus to rd. Equivalent to "csrrci rd, mstatus, 8".

Decode Variables

```
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg pre_mstatus = CSR[mstatus].sw_read();
CSR[mstatus].sw_write(pre_mstatus & ~8);
X[rd] = pre_mstatus;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.7. qc16.ei


Synopsis

Enable interrupts

Mnemonic

qc16.ei

Encoding



Description

Globally enable interrupts. Equivalent to "csrsi zero, mstatus, 8".

Decode Variables

Operation

```
XReg pre_mstatus = CSR[mstatus].sw_read();
CSR[mstatus].sw_write(pre_mstatus | 8);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.8. qc16.eir


Synopsis

Restore interrupts (Register)

Mnemonic

```
qc16.eir rs1
```

Encoding



Description

Globally restore interrupts, write rs1 to mstatus. Equivalent to "csrrs zero, mstatus, `rs1`".

Decode Variables

```
Bits<5> rs1 = $encoding[11:7];
```

Operation

```
CSR[mstatus].sw_write(X[rs1]);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.9. qc16.extu


Synopsis

Extract bits unsigned

Mnemonic

```
qc16.extu rd, width
```

Encoding



Description

Extract a subset of bits from rd starting from LSB. The width of the subset is determined by (width_minus1[4:0] + 1) (1..32).

Decode Variables

```
Bits<5> width_minus1 = $encoding[6:2];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
X[rd] = (X[rd] >> 0) & ((1 << width) - 1);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.10. qc16.mienter.nest


Synopsis

Machine mode interrupt enter

Mnemonic

```
qc16.mienter.nest
```

Encoding



Description

Machine mode interrupt enter, interrupt nesting is enabled. Interrupt frame is saved in the stack. Interrupts are enabled.

Decode Variables

Operation

```
XReg virtual_address = X[2];
XReg mepc_val = CSR[mepc].sw_read();
XReg mnepc_val = CSR[mnepc].sw_read();
XReg mcause_val = CSR[mcause].sw_read();
XReg flags_val = CSR[flags].sw_read();
if (CSR[mcause].NMI != 1'b1) {
    write_memory<32>(virtual_address - 4, mepc_val);
} else {
    write_memory<32>(virtual_address - 4, mnepc_val);
}
write_memory<32>(virtual_address - 8, X[8][31:0]);
write_memory<32>(virtual_address - 12, mcause_val);
write_memory<32>(virtual_address - 16, X[1][31:0]);
write_memory<32>(virtual_address - 20, flags_val);
write_memory<32>(virtual_address - 24, X[5][31:0]);
write_memory<32>(virtual_address - 28, X[6][31:0]);
write_memory<32>(virtual_address - 32, X[7][31:0]);
write_memory<32>(virtual_address - 36, X[10][31:0]);
write_memory<32>(virtual_address - 40, X[11][31:0]);
write_memory<32>(virtual_address - 44, X[12][31:0]);
write_memory<32>(virtual_address - 48, X[13][31:0]);
write_memory<32>(virtual_address - 52, X[14][31:0]);
write_memory<32>(virtual_address - 56, X[15][31:0]);
write_memory<32>(virtual_address - 60, X[16][31:0]);
write_memory<32>(virtual_address - 64, X[17][31:0]);
write_memory<32>(virtual_address - 68, X[28][31:0]);
```

```
write_memory<32>(virtual_address - 72, X[29][31:0]);
write_memory<32>(virtual_address - 76, X[30][31:0]);
write_memory<32>(virtual_address - 80, X[31][31:0]);
X[2] = X[2] - 96;
CSR[mstatus].MIE = 1'b1;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcint	>= 0

DRAFT

5.11. qc16.mienter


Synopsis

Machine mode interrupt enter

Mnemonic

qc16.mienter

Encoding



Description

Machine mode interrupt enter, interrupt nesting is disabled. Interrupt frame is saved in the stack. Interrupts are disabled.

Decode Variables

Operation

```
XReg virtual_address = X[2];
XReg mepc_val = CSR[mepc].sw_read();
XReg mnepc_val = CSR[mnepc].sw_read();
XReg mcause_val = CSR[mcause].sw_read();
XReg flags_val = CSR[flags].sw_read();
if (CSR[mcause].NMI != 1'b1) {
    write_memory<32>(virtual_address - 4, mepc_val);
} else {
    write_memory<32>(virtual_address - 4, mnepc_val);
}
write_memory<32>(virtual_address - 8, X[8][31:0]);
write_memory<32>(virtual_address - 12, mcause_val);
write_memory<32>(virtual_address - 16, X[1][31:0]);
write_memory<32>(virtual_address - 20, flags_val);
write_memory<32>(virtual_address - 24, X[5][31:0]);
write_memory<32>(virtual_address - 28, X[6][31:0]);
write_memory<32>(virtual_address - 32, X[7][31:0]);
write_memory<32>(virtual_address - 36, X[10][31:0]);
write_memory<32>(virtual_address - 40, X[11][31:0]);
write_memory<32>(virtual_address - 44, X[12][31:0]);
write_memory<32>(virtual_address - 48, X[13][31:0]);
write_memory<32>(virtual_address - 52, X[14][31:0]);
write_memory<32>(virtual_address - 56, X[15][31:0]);
write_memory<32>(virtual_address - 60, X[16][31:0]);
write_memory<32>(virtual_address - 64, X[17][31:0]);
write_memory<32>(virtual_address - 68, X[28][31:0]);
```

```
write_memory<32>(virtual_address - 72, X[29][31:0]);
write_memory<32>(virtual_address - 76, X[30][31:0]);
write_memory<32>(virtual_address - 80, X[31][31:0]);
X[2] = X[2] - 96;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcint	>= 0

DRAFT

5.12. qc16.mileaveret


Synopsis

Machine mode interrupt exit

Mnemonic

qc16.mileaveret

Encoding



Description

Machine mode interrupt exit. Interrupt frame is restored from the stack.

Decode Variables

Operation

```

XReg virtual_address = X[2] + 96;
XReg prev_retpc = read_memory<32>(virtual_address - 4);
XReg curr_retpc = CSR[mcause].NMI ? CSR[mnepc].sw_read() : CSR[mepc].sw_read();
if (CSR[mcause].NMI != 1'b1) {
    CSR[mepc].sw_write(prev_retpc);
} else {
    CSR[mnepc].sw_write(prev_retpc);
}
X[8] = read_memory<32>(virtual_address - 8);
CSR[mcause].sw_write(read_memory<32>(virtual_address - 12));
X[1] = read_memory<32>(virtual_address - 16);
CSR[flags].sw_write(read_memory<32>(virtual_address - 20));
X[5] = read_memory<32>(virtual_address - 24);
X[6] = read_memory<32>(virtual_address - 28);
X[7] = read_memory<32>(virtual_address - 32);
X[10] = read_memory<32>(virtual_address - 36);
X[11] = read_memory<32>(virtual_address - 40);
X[12] = read_memory<32>(virtual_address - 44);
X[13] = read_memory<32>(virtual_address - 48);
X[14] = read_memory<32>(virtual_address - 52);
X[15] = read_memory<32>(virtual_address - 56);
X[16] = read_memory<32>(virtual_address - 60);
X[17] = read_memory<32>(virtual_address - 64);
X[28] = read_memory<32>(virtual_address - 68);
X[29] = read_memory<32>(virtual_address - 72);
X[30] = read_memory<32>(virtual_address - 76);
X[31] = read_memory<32>(virtual_address - 80);

```

```
X[2] = X[2] + 96;  
PC = curr_retpc;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcint	>= 0

DRAFT

5.13. qc16.mnret


Synopsis

Machine NMI Return

Mnemonic

qc16.mnret

Encoding



Description

Returns from an NMI in M-mode.

Decode Variables

Operation

```
CSR[mncause].MIE = CSR[mncause].MPIE;
CSR[mncause].MPIE = 1;
if (CSR[mncause].MPP == 2'b00) {
    set_mode(PrivilegeMode::U);
} else if (CSR[mncause].MPP == 2'b01) {
    set_mode(PrivilegeMode::S);
} else if (CSR[mncause].MPP == 2'b11) {
    set_mode(PrivilegeMode::M);
}
CSR[mncause].MPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
CSR[mcause].NMI = 0;
PC = CSR[mnepc].sw_read();
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.14. qc16.mpyaddi


Synopsis

Multiply and accumulate (Immediate)

Mnemonic

```
qc16.mpyaddi rd, rs1, uimm
```

Encoding



Description

Increments rd by the multiplication of rs1 and an unsigned immediate

Decode Variables

```
Bits<5> uimm = { $encoding[5], $encoding[12:10], $encoding[6] };
Bits<3> rs1 = $encoding[9:7];
Bits<3> rd = $encoding[4:2];
```

Operation

```
XReg orig_val = X[rd + 8];
X[rd + 8] = orig_val + (X[rs1 + 8] * uimm);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcac	>= 0

5.15. qc16.mret


Synopsis

Machine Exception Return

Mnemonic

qc16.mret

Encoding



Description

Returns from an exception in M-mode.

Decode Variables

Operation

```
if (implemented?(ExtensionName::S) && CSR[mstatus].MPP != 2'b11) {
    CSR[mstatus].MPRV = 0;
}
CSR[mstatus].MIE = CSR[mstatus].MPIE;
CSR[mstatus].MPIE = 1;
if (CSR[mstatus].MPP == 2'b00) {
    set_mode(PrivilegeMode::U);
} else if (CSR[mstatus].MPP == 2'b01) {
    set_mode(PrivilegeMode::S);
} else if (CSR[mstatus].MPP == 2'b11) {
    set_mode(PrivilegeMode::M);
}
CSR[mstatus].MPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
PC = CSR[mepc].sw_read();
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.16. qc16.mveqz


Synopsis

Conditional Move if equal to zero

Mnemonic

```
qc16.mveqz rd, rs1
```

Encoding



Description

Move rs1 to rd if rd == 0, keep rd value otherwise

Decode Variables

```
Bits<3> rs1 = $encoding[9:7];
Bits<3> rd = $encoding[4:2];
```

Operation

```
XReg orig_val = X[rd + 8];
X[rd + 8] = (orig_val == 0) ? X[rs1 + 8] : orig_val;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.17. qc16.setint


Synopsis

Set interrupt (Register)

Mnemonic

```
qc16.setint rs1
```

Encoding



Description

Set interrupt, interrupt number is in rs1.

Decode Variables

```
Bits<5> rs1 = $encoding[11:7];
```

Operation

```
XReg idx = rs1 / 32;  
XReg bit = rs1 % 32;  
XReg pre_csr = CSR[mclcip0 + idx].sw_read();  
CSR[mclcip0 + idx].sw_write(pre_csr | (1 << bit));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.18. qc32.addsat


Synopsis

Saturating signed addition

Mnemonic

```
qc32.addsat rd, rs1, rs2
```

Encoding



Description

Add signed values rs1 and rs2, saturate the signed result, and write to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg sum = X[rs1] + X[rs2];
XReg most_negative_number = 1 << (xlen() - 1);
XReg most_positive_number = (1 << (xlen() - 1)) - 1;
if (X[rs1][xlen() - 1] == X[rs2][xlen() - 1]) {
    if (sum[xlen() - 1] != X[rs1][xlen() - 1]) {
        if ($signed(X[rs1]) < 0) {
            X[rd] = most_negative_number;
        } else {
            X[rd] = most_positive_number;
        }
    }
}
X[rd] = sum;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.19. qc32.addusat


Synopsis

Saturating unsigned addition

Mnemonic

```
qc32.addusat rd, rs1, rs2
```

Encoding



Description

Add unsigned values rs1 and rs2, saturate the unsigned result, and write to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg sum = X[rs1] + X[rs2];
if ((X[rs1][xlen() - 1] == 1) || (X[rs2][xlen() - 1] == 1)) {
    if (sum[xlen() - 1] == 0) {
        X[rd] = ~{XLEN{1'b0}};
    }
}
X[rd] = sum;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.20. qc32.beqi


Synopsis

Branch on equal (Immediate)

Mnemonic

```
qc32.beqi rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is equal to the signed immediate

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {  
  jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Zqcbi	>= 0

5.21. qc32.bgei


Synopsis

Branch on greater than or equal (immediate)

Mnemonic

```
qc32.bgei rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is greater than or equal to the immediate.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {  
  jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.22. qc32.bgeui


Synopsis

Branch on greater than or equal unsigned (immediate)

Mnemonic

```
qc32.bgeui rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is greater than or equal to the unsigned immediate.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] >= imm) {  
    jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.23. qc32.blti


Synopsis

Branch on less than (immediate)

Mnemonic

```
qc32.blti rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is less than the immediate.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<5> imm = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {
    jump_halfword(PC + $signed(offset));
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.24. qc32.bltoi


Synopsis

Branch on less than unsigned (immediate)

Mnemonic

```
qc32.bltoi rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is less than the unsigned immediate.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] < imm) {  
  jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.25. qc32.bnei


Synopsis

Branch on not equal (immediate)

Mnemonic

```
qc32.bnei rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is not equal to the signed immediate

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<5> imm = $encoding[24:20];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {  
  jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.26. qc32.brev32


Synopsis

Reverse bit order

Mnemonic

```
qc32.brev32 rd, rs1
```

Encoding



Description

Reverses the bit order of rs1 and writes the result to rd

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg orig_val = X[rs1];
XReg tmp;
for (U32 i = 0; i < xlen(); i++) {
    tmp[xlen() - 1 - i] = orig_val[i];
}
X[rd] = tmp;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.27. qc32.clo


Synopsis

Count leading ones

Mnemonic

```
qc32.clo rd, rs1
```

Encoding



Description

Count the number of ones before the first zero in rs1, starting from the MSB and progressing to the LSB. Accordingly, if the input is ~0, the output is XLEN, and if the most-significant bit of the input is a 0, the output is 0. output written to the rd

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = (xlen() - 1) - $signed(highest_set_bit(~X[rs1]));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.28. qc32.clrint


Synopsis

Clear interrupt (Register)

Mnemonic

```
qc32.clrint rs3
```

Encoding



Description

Clear interrupt, interrupt number is in rs3.

Decode Variables

```
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg idx = rs3 / 32;  
XReg bit = rs3 % 32;  
XReg pre_csr = CSR[mclcip0 + idx].sw_read();  
CSR[mclcip0 + idx].sw_write(pre_csr & ~(1 << bit));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.29. qc32.clrinti


Synopsis

Clear interrupt (Immediate)

Mnemonic

```
qc32.clrinti imm
```

Encoding



Description

Clear interrupt, interrupt number is in `imm` (0 - 1023).

Decode Variables

```
Bits<10> imm = $encoding[24:15];
```

Operation

```
XReg idx = imm / 32;
XReg bit = imm % 32;
XReg pre_csr = CSR[mclicip0 + idx].sw_read();
CSR[mclicip0 + idx].sw_write(pre_csr & ~(1 << bit));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.30. qc32.compress2


Synopsis

Bit compression (every 2nd bit)

Mnemonic

```
qc32.compress2 rd, rs1
```

Encoding



Description

Bit compression (every 2nd bit) of rs1, zero-pad bits [31:16] of the result. Write result to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][14], X[rs1][12], X[rs1][10], X[rs1][8], X[rs1][6], X[rs1][4], X[rs1][2], X[rs1][0]};
XReg b1 = {X[rs1][30], X[rs1][28], X[rs1][26], X[rs1][24], X[rs1][22], X[rs1][20], X[rs1][18], X[rs1][16]};
X[rd] = {16'b0, b1[7:0], b0[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.31. qc32.compress3


Synopsis

Bit compression (every 3rd bit)

Mnemonic

```
qc32.compress3 rd, rs1
```

Encoding



Description

Bit compression (every 3rd bit) of rs1, zero-pad bits [31:11] of the result. Write result to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][21], X[rs1][18], X[rs1][15], X[rs1][12], X[rs1][9], X[rs1][6], X[rs1][3], X[rs1][0]};
XReg b1 = {5'b0, X[rs1][30], X[rs1][27], X[rs1][24]};
X[rd] = {21'b0, b1[2:0], b0[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.32. qc32.csrrwr


Synopsis

Atomic Read/Write CSR (Register)

Mnemonic

```
qc32.csrrwr rd, rs1, rs2
```

Encoding



Description

Atomically swap values in the CSRs and integer registers. Read the old value of the CSR, zero-extends the value to XLEN bits, and then write it to integer register rd. The CSR number is in rs2 register. The initial value in rs1 is written to the CSR. If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg csr = X[rs2];
if (rd != 0) {
    X[rd] = CSR[csr].sw_read();
}
CSR[csr].sw_write(X[rs1]);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.33. qc32.csrrwri


Synopsis

Atomic Read/Write CSR (Register) Immediate

Mnemonic

```
qc32.csrrwri rd, imm, rs2
```

Encoding



Description

Atomically write CSR using a 5-bit immediate `imm`, and load the previous value into `rd`. Read the old value of the CSR, zero-extends the value to `XLEN` bits, and then write it to integer register `rd`. The CSR number is in `rs2` register. The 5-bit `uimm` field is zero-extended and written to the CSR. If `rd=x0`, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> imm = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg csr = X[rs2];
if (rd != 0) {
    X[rd] = CSR[csr].sw_read();
}
CSR[csr].sw_write({{XLEN - 5{1'b0}}, imm});
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.34. qc32.cto


Synopsis

Count trailing ones

Mnemonic

```
qc32.cto rd, rs1
```

Encoding



Description

Count the number of ones before the first zero in rs1, starting from the LSB and progressing to the MSB. Accordingly, if the input is -0, the output is XLEN, and if the least-significant bit of the input is a 0, the output is 0. Output written to rd

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = (xlen() - 1) - $signed(lowest_set_bit(~X[rs1]));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.35. qc32.delay


Synopsis

Delay execution

Mnemonic

```
qc32.delay imm
```

Encoding



Description

Delay execution for given imm amount of cycles.

Decode Variables

```
Bits<5> imm = $encoding[24:20];
```

Operation

```
delay(imm);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.36. qc32.expand2


Synopsis

Bit expansion (every 2nd bit)

Mnemonic

```
qc32.expand2 rd, rs1
```

Encoding



Description

Bit expansion (every 2nd bit) of rs1, bits [31:16] of rs1 are ignored. Write result to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][3], X[rs1][3], X[rs1][2], X[rs1][2], X[rs1][1], X[rs1][1], X[rs1][0], X[rs1][0]};
XReg b1 = {X[rs1][7], X[rs1][7], X[rs1][6], X[rs1][6], X[rs1][5], X[rs1][5], X[rs1][4], X[rs1][4]};
XReg b2 = {X[rs1][11], X[rs1][11], X[rs1][10], X[rs1][10], X[rs1][9], X[rs1][9], X[rs1][8], X[rs1][8]};
XReg b3 = {X[rs1][15], X[rs1][15], X[rs1][14], X[rs1][14], X[rs1][13], X[rs1][13], X[rs1][12], X[rs1][12]};
X[rd] = {b3[7:0], b2[7:0], b1[7:0], b0[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.37. qc32.expand3


Synopsis

Bit expansion (every 3rd bit)

Mnemonic

```
qc32.expand3 rd, rs1
```

Encoding



Description

Bit expansion (every 3rd bit) of rs1, bits [31:11] of rs1 are ignored. Write result to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg b0 = {X[rs1][2], X[rs1][2], X[rs1][1], X[rs1][1], X[rs1][1], X[rs1][0], X[rs1][0], X[rs1][0]};
XReg b1 = {X[rs1][5], X[rs1][4], X[rs1][4], X[rs1][4], X[rs1][3], X[rs1][3], X[rs1][3], X[rs1][2]};
XReg b2 = {X[rs1][7], X[rs1][7], X[rs1][7], X[rs1][6], X[rs1][6], X[rs1][6], X[rs1][5], X[rs1][5]};
XReg b3 = {X[rs1][10], X[rs1][10], X[rs1][9], X[rs1][9], X[rs1][9], X[rs1][8], X[rs1][8], X[rs1][8]};
X[rd] = {b3[7:0], b2[7:0], b1[7:0], b0[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.38. qc32.extds


Synopsis

Extract bits from pair signed (Immediate)

Mnemonic

```
qc32.extds rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset (into the pair) of the subset is determined by shamt.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = width_minus1 + 1;
X[rd] = sext((pair >> shamt) & ((1 << width) - 1), width_minus1);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.39. qc32.extdspr


Synopsis

Extract bits from pair signed, packed descriptor (Register)

Mnemonic

```
qc32.extdspr rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by rs2 bits [15:8] + 1 (1..32), and the offset of the subset is determined by rs2 bits [7:0].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = X[rs2][15:8] + 1;
XReg shamt = X[rs2][7:0];
X[rd] = sext((pair >> shamt) & 1 << width) - 1, (width - 1;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.40. qc32.extdsprh


Synopsis

Extract bits from pair signed, packed descriptor high part (Register)

Mnemonic

```
qc32.extdsprh rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by rs2 bits [31:24] + 1 (1..32), and the offset of the subset is determined by rs2 bits [23:16].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = X[rs2][31:24] + 1;
XReg shamt = X[rs2][23:16];
X[rd] = sext((pair >> shamt) & 1 << width) - 1, (width - 1;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.41. qc32.extdsr


Synopsis

Extract bits from pair signed (Register)

Mnemonic

```
qc32.extdsr rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd, and sign extend the result. The width of the subset is determined by rs2 bits [31:16] + 1 (1..32), and the offset of the subset is determined by rs2 bits [15:0].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = X[rs2][31:16] + 1;
XReg shamt = X[rs2][15:0];
X[rd] = sext((pair >> shamt) & 1 << width) - 1, (width - 1;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.42. qc32.extdu


Synopsis

Extract bits from pair unsigned (Immediate)

Mnemonic

```
qc32.extdu rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset (into the pair) of the subset is determined by shamt.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = width_minus1 + 1;
X[rd] = (pair >> shamt) & ((1 << width) - 1);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.43. qc32.extdupr


Synopsis

Extract bits from pair unsigned, packed descriptor (Register)

Mnemonic

```
qc32.extdupr rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by rs2 bits [15:8] + 1 (1..32), and the offset of the subset is determined by rs2 bits [7:0].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = X[rs2][15:8] + 1;
XReg shamt = X[rs2][7:0];
X[rd] = (pair >> shamt) & ((1 << width) - 1);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.44. qc32.extduprh


Synopsis

Extract bits from pair unsigned, packed descriptor high part (Register)

Mnemonic

```
qc32.extduprh rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by rs2 bits [31:24] + 1 (1..32), and the offset of the subset is determined by rs2 bits [23:16].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = X[rs2][31:24] + 1;
XReg shamt = X[rs2][23:16];
X[rd] = (pair >> shamt) & ((1 << width) - 1);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.45. qc32.extdur


Synopsis

Extract bits from pair unsigned (Register)

Mnemonic

```
qc32.extdur rd, rs1, rs2
```

Encoding



Description

Extract a subset of bits from the register pair [rs1, rs1+1] into rd. The width of the subset is determined by rs2 bits [31:16] + 1 (1..32), and the offset of the subset is determined by rs2 bits [15:0].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> pair = {X[rs1 + 1], X[rs1]};
XReg width = X[rs2][31:16] + 1;
XReg shamt = X[rs2][15:0];
X[rd] = (pair >> shamt) & ((1 << width) - 1);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.46. qc32.exts


Synopsis

Extract bits signed

Mnemonic

```
qc32.exts rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from rs1 into rd, and sign-extend the result. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
XReg unsigned_extraction = (X[rs1] >> shamt) & ((1 << width) - 1);
X[rd] = sext(unsigned_extraction, width_minus1);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.47. qc32.extu


Synopsis

Extract bits unsigned

Mnemonic

```
qc32.extu rd, rs1, width, shamt
```

Encoding



Description

Extract a subset of bits from rs1 into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
X[rd] = (X[rs1] >> shamt) & ((1 << width) - 1);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.48. qc32.insb


Synopsis

Insert bits (Register)

Mnemonic

```
qc32.insb rd, rs1, width, shamt
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
XReg mask = ((1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.49. qc32.insbh


Synopsis

Insert bits in 64-bit higher part (Register)

Mnemonic

```
qc32.insbh rd, rs1, width, shamt
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. Instruction intended for insertion bits into bitfield within 64-bits, when bitfield crosses 32-bit boundary. Lower part of 64-bit destination is inserted using QC32.INSB, higher part using QC32.INSBH. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt. In case when width + offset ≤ 32, the destination register is left unchanged.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
if (width + shamt > 32) {
    XReg mask = 1 << (width + shamt - 32 - 1);
    XReg orig_val = X[rd];
    X[rd] = (orig_val & ~mask) | X[rs1] & mask;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.50. qc32.insbhr


Synopsis

Insert bits in 64-bit higher part (Register)

Mnemonic

```
qc32.insbhr rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from `rs1` into `rd`. Instruction intended for insertion bits into bitfield within 64-bits, when bitfield crosses 32-bit boundary. Lower part of 64-bit destination is inserted using QC32.INSB, higher part using QC32.INSBH. The width of the subset is determined by `rs2` bits [31:16] + 1 (1..32), and the offset of the subset is determined by `rs2` bits [15:0]. In case when width + offset $\leq$ 32, the destination register is left unchanged.

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = X[rs2][31:16] + 1;
XReg shamt = X[rs2][15:0];
if (width + shamt > 32) {
    XReg mask = 1 << (width + shamt - 32 - 1);
    XReg orig_val = X[rd];
    X[rd] = (orig_val & ~mask) | X[rs1] & mask;
}
```

Included in

Extension	Minimum version
Xqciu	≥ 0

5.51. qc32.insbi


Synopsis

Insert bits (Immediate)

Mnemonic

```
qc32.insbi rd, imm, width, shamt
```

Encoding



Description

Insertion of a subset of bits of an imm into rd. The width of the subset is determined by (width_minus1 + 1) (1..32), and the offset of the subset is determined by shamt.

Decode Variables

```
Bits<5> width_minus1 = $encoding[29:25];
Bits<5> shamt = $encoding[24:20];
Bits<5> imm = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = width_minus1 + 1;
XReg mask = ((1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((imm << shamt) & mask);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbm	>= 0

5.52. qc32.insbpr


Synopsis

Insert bits, packed descriptor (Register)

Mnemonic

```
qc32.insbpr rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by rs2 bits [15:8] + 1 (1..32), and the offset of the subset is determined by rs2 bits [7:0].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = X[rs2][15:8] + 1;
XReg shamt = X[rs2][7:0];
XReg mask = ((1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.53. qc32.insbprh


Synopsis

Insert bits, packed descriptor high part (Register)

Mnemonic

```
qc32.insbprh rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from *rs1* into *rd*. The width of the subset is determined by *rs2* bits [31:24] + 1 (1..32), and the offset of the subset is determined by *rs2* bits [23:15].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = X[rs2][31:24] + 1;
XReg shamt = X[rs2][23:16];
XReg mask = ((1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.54. qc32.insbr


Synopsis

Insert bits (Register)

Mnemonic

```
qc32.insbr rd, rs1, rs2
```

Encoding



Description

Insertion of a subset of bits from rs1 into rd. The width of the subset is determined by rs2 bits [31:16] + 1 (1..32), and the offset of the subset is determined by rs2 bits [15:0].

Decode Variables

```
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = X[rs2][31:16] + 1;
XReg shamt = X[rs2][15:0];
XReg mask = ((1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((X[rs1] << shamt) & mask);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.55. qc32.insbri


Synopsis

Insert bits (Immediate)

Mnemonic

```
qc32.insbri rd, rs1, imm
```

Encoding



Description

Insertion of a subset of bits of an imm into rd. The width of the subset is determined by rs1 bits [31:16] + 1, and the offset of the subset is determined by rs1 bits [15:0].

Decode Variables

```
Bits<11> imm = $encoding[30:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg width = X[rs1][31:16] + 1;
XReg shamt = X[rs1][15:0];
XReg mask = ((1 << width) - 1) << shamt;
XReg orig_val = X[rd];
X[rd] = (orig_val & ~mask) | ((imm << shamt) & mask);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.56. qc32.li


Synopsis

Load immediate large

Mnemonic

```
qc32.li rd, imm
```

Encoding



Description

Loads the 20-bit immediate `imm` into `rd`.

Decode Variables

```
Bits<20> imm = { $encoding[31], $encoding[15:12], $encoding[30:16] };
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = sext(imm, 20);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcli	>= 0

5.57. qc32.lieq


Synopsis

Conditional load immediate if equal (Register)

Mnemonic

```
qc32.lieq rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is equal to value `rs2`

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] == X[rs2]) {
    X[rd] = sext(simm, 20);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.58. qc32.lieqi


Synopsis

Conditional load immediate if equal (Immediate)

Mnemonic

```
qc32.lieqi rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is equal to value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.59. qc32.lige


Synopsis

Conditional load immediate if great or equal than (Register)

Mnemonic

```
qc32.lige rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is great or equal than value `rs2`

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(X[rs2])) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.60. qc32.ligei


Synopsis

Conditional load immediate if great or equal than (Immediate)

Mnemonic

```
qc32.ligei rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is great or equal than value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.61. qc32.ligeu


Synopsis

Conditional load immediate if great or equal than unsigned (Register)

Mnemonic

```
qc32.ligeu rd, rs1, rs2, simm
```

Encoding



Description

Move simm to rd if the unsigned value in rs1 is great or equal than unsigned value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= X[rs2]) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.62. qc32.ligeui


Synopsis

Conditional load immediate if great or equal than unsigned (Immediate)

Mnemonic

```
qc32.ligeui rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the unsigned value in rs1 is great or equal than unsigned value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= imm) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.63. qc32.lilt


Synopsis

Conditional load immediate if less than (Register)

Mnemonic

```
qc32.lilt rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is less than value `rs2`

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(X[rs2])) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.64. qc32.liti


Synopsis

Conditional load immediate if less than (Immediate)

Mnemonic

```
qc32.liti rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is less than value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.65. qc32.liltu


Synopsis

Conditional load immediate if less than unsigned (Register)

Mnemonic

```
qc32.liltu rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the unsigned value in `rs1` is less than unsigned value `rs2`

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < X[rs2]) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.66. qc32.liltui


Synopsis

Conditional load immediate if less than unsigned (Immediate)

Mnemonic

```
qc32.liltui rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the unsigned value in rs1 is less than unsigned value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < imm) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.67. qc32.line


Synopsis

Conditional load immediate if not equal (Register)

Mnemonic

```
qc32.line rd, rs1, rs2, simm
```

Encoding



Description

Move `simm` to `rd` if the value in `rs1` is not equal to value `rs2`

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) != $signed(X[rs2])) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.68. qc32.linei


Synopsis

Conditional load immediate if not equal (Immediate)

Mnemonic

```
qc32.linei rd, rs1, imm, simm
```

Encoding



Description

Move simm to rd if the value in rs1 is not equal to value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> simm = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {
    X[rd] = sext(simm, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccli	>= 0

5.69. qc32.lrb


Synopsis

Load indexed byte

Mnemonic

```
qc32.lrb rd, rs1, rs2, shamt
```

Encoding



Description

Load 8 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt. Sign extend the result.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = sext(read_memory<8>(virtual_address), 8);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.70. qc32.lrbu


Synopsis

Load indexed unsigned byte

Mnemonic

```
qc32.lrbu rd, rs1, rs2, shamt
```

Encoding



Description

Load 8 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = read_memory<8>(virtual_address);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.71. qc32.lrh


Synopsis

Load indexed halfword

Mnemonic

```
qc32.lrh rd, rs1, rs2, shamt
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt. Sign extend the result.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = sext(read_memory<16>(virtual_address), 16);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.72. qc32.lrhu


Synopsis

Load indexed unsigned halfword

Mnemonic

```
qc32.lrhu rd, rs1, rs2, shamt
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = read_memory<16>(virtual_address);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.73. qc32.lrw


Synopsis

Load indexed word

Mnemonic

```
qc32.lrw rd, rs1, rs2, shamt
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to rs2, shifted by shamt.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
X[rd] = read_memory<32>(virtual_address);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.74. qc32.lwm


Synopsis

Load word multiple

Mnemonic

```
qc32.lwm rd, rs2, imm(rs1)
```

Encoding



Description

Loads multiple words starting from address (rs1 + imm) to registers, starting from rd. The number of words is in rs2

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
XReg num_words = X[rs2];
raise(ExceptionCode::IllegalInstruction, $encoding) if (rd + num_words) > 32;
for (U32 i = 0; i < num_words; i++) {
    X[rd + i] = read_memory<32>(vaddr);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclsm	>= 0

5.75. qc32.lwmi


Synopsis

Load word multiple (Immediate)

Mnemonic

```
qc32.lwmi rd, length, imm(rs1)
```

Encoding



Description

Loads multiple words starting from address (rs1 + imm) to registers, starting from rd. The number of words is in the length immediate.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> length = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
raise(ExceptionCode::IllegalInstruction, $encoding) if (rd + length) > 32;
for (U32 i = 0; i < length; i++) {
    X[rd + i] = read_memory<32>(vaddr);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclsm	>= 0

5.76. qc32.mienter.nest


Synopsis

Machine mode interrupt enter

Mnemonic

qc32.mienter.nest

Encoding



Description

Machine mode interrupt enter, interrupt nesting is enabled. Interrupt frame is saved in the stack. Interrupts are enabled.

Decode Variables

Operation

```
XReg virtual_address = X[2];
XReg mepc_val = CSR[mepc].sw_read();
XReg mnepc_val = CSR[mnepc].sw_read();
XReg mcause_val = CSR[mcause].sw_read();
XReg flags_val = CSR[flags].sw_read();
if (CSR[mcause].NMI != 1'b1) {
    write_memory<32>(virtual_address - 4, mepc_val);
} else {
    write_memory<32>(virtual_address - 4, mnepc_val);
}
write_memory<32>(virtual_address - 8, X[8][31:0]);
write_memory<32>(virtual_address - 12, mcause_val);
write_memory<32>(virtual_address - 16, X[1][31:0]);
write_memory<32>(virtual_address - 20, flags_val);
write_memory<32>(virtual_address - 24, X[5][31:0]);
write_memory<32>(virtual_address - 28, X[6][31:0]);
write_memory<32>(virtual_address - 32, X[7][31:0]);
write_memory<32>(virtual_address - 36, X[10][31:0]);
write_memory<32>(virtual_address - 40, X[11][31:0]);
write_memory<32>(virtual_address - 44, X[12][31:0]);
write_memory<32>(virtual_address - 48, X[13][31:0]);
write_memory<32>(virtual_address - 52, X[14][31:0]);
write_memory<32>(virtual_address - 56, X[15][31:0]);
write_memory<32>(virtual_address - 60, X[16][31:0]);
write_memory<32>(virtual_address - 64, X[17][31:0]);
write_memory<32>(virtual_address - 68, X[28][31:0]);
```

```
write_memory<32>(virtual_address - 72, X[29][31:0]);
write_memory<32>(virtual_address - 76, X[30][31:0]);
write_memory<32>(virtual_address - 80, X[31][31:0]);
X[2] = X[2] - 96;
CSR[mstatus].MIE = 1'b1;
```

Included in

Extension	Minimum version
Xqciu	>= 0

DRAFT

5.77. qc32.mienter


Synopsis

Machine mode interrupt enter

Mnemonic

qc32.mienter

Encoding



Description

Machine mode interrupt enter, interrupt nesting is disabled. Interrupt frame is saved in the stack. Interrupts are disabled.

Decode Variables

Operation

```
XReg virtual_address = X[2];
XReg mepc_val = CSR[mepc].sw_read();
XReg mnepc_val = CSR[mnepc].sw_read();
XReg mcause_val = CSR[mcause].sw_read();
XReg flags_val = CSR[flags].sw_read();
if (CSR[mcause].NMI != 1'b1) {
    write_memory<32>(virtual_address - 4, mepc_val);
} else {
    write_memory<32>(virtual_address - 4, mnepc_val);
}
write_memory<32>(virtual_address - 8, X[8][31:0]);
write_memory<32>(virtual_address - 12, mcause_val);
write_memory<32>(virtual_address - 16, X[1][31:0]);
write_memory<32>(virtual_address - 20, flags_val);
write_memory<32>(virtual_address - 24, X[5][31:0]);
write_memory<32>(virtual_address - 28, X[6][31:0]);
write_memory<32>(virtual_address - 32, X[7][31:0]);
write_memory<32>(virtual_address - 36, X[10][31:0]);
write_memory<32>(virtual_address - 40, X[11][31:0]);
write_memory<32>(virtual_address - 44, X[12][31:0]);
write_memory<32>(virtual_address - 48, X[13][31:0]);
write_memory<32>(virtual_address - 52, X[14][31:0]);
write_memory<32>(virtual_address - 56, X[15][31:0]);
write_memory<32>(virtual_address - 60, X[16][31:0]);
write_memory<32>(virtual_address - 64, X[17][31:0]);
write_memory<32>(virtual_address - 68, X[28][31:0]);
```

```
write_memory<32>(virtual_address - 72, X[29][31:0]);  
write_memory<32>(virtual_address - 76, X[30][31:0]);  
write_memory<32>(virtual_address - 80, X[31][31:0]);  
X[2] = X[2] - 96;
```

Included in

Extension	Minimum version
Xqciu	>= 0

DRAFT

5.78. qc32.mileaveret


Synopsis

Machine mode interrupt exit

Mnemonic

qc32.mileaveret

Encoding



Description

Machine mode interrupt exit. Interrupt frame is restored from the stack.

Decode Variables

Operation

```
XReg virtual_address = X[2] + 96;
XReg prev_retpc = read_memory<32>(virtual_address - 4);
XReg curr_retpc = CSR[mcause].NMI ? CSR[mnepc].sw_read() : CSR[mepc].sw_read();
if (CSR[mcause].NMI != 1'b1) {
    CSR[mepc].sw_write(prev_retpc);
} else {
    CSR[mnepc].sw_write(prev_retpc);
}
X[8] = read_memory<32>(virtual_address - 8);
CSR[mcause].sw_write(read_memory<32>(virtual_address - 12));
X[1] = read_memory<32>(virtual_address - 16);
CSR[flags].sw_write(read_memory<32>(virtual_address - 20));
X[5] = read_memory<32>(virtual_address - 24);
X[6] = read_memory<32>(virtual_address - 28);
X[7] = read_memory<32>(virtual_address - 32);
X[10] = read_memory<32>(virtual_address - 36);
X[11] = read_memory<32>(virtual_address - 40);
X[12] = read_memory<32>(virtual_address - 44);
X[13] = read_memory<32>(virtual_address - 48);
X[14] = read_memory<32>(virtual_address - 52);
X[15] = read_memory<32>(virtual_address - 56);
X[16] = read_memory<32>(virtual_address - 60);
X[17] = read_memory<32>(virtual_address - 64);
X[28] = read_memory<32>(virtual_address - 68);
X[29] = read_memory<32>(virtual_address - 72);
X[30] = read_memory<32>(virtual_address - 76);
X[31] = read_memory<32>(virtual_address - 80);
```

```
X[2] = X[2] + 96;  
PC = curr_retpc;
```

Included in

Extension	Minimum version
Xqciu	>= 0

DRAFT

5.79. qc32.mnret


Synopsis

Machine NMI Return

Mnemonic

qc32.mnret

Encoding



Description

Returns from an NMI in M-mode.

Decode Variables

Operation

```
CSR[mncause].MIE = CSR[mncause].MPIE;
CSR[mncause].MPIE = 1;
if (CSR[mncause].MPP == 2'b00) {
    set_mode(PrivilegeMode::U);
} else if (CSR[mncause].MPP == 2'b01) {
    set_mode(PrivilegeMode::S);
} else if (CSR[mncause].MPP == 2'b11) {
    set_mode(PrivilegeMode::M);
}
CSR[mncause].MPP = implemented?(ExtensionName::U) ? 2'b00 : 2'b11;
CSR[mcause].NMI = 0;
PC = CSR[mnepc].sw_read();
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.80. qc32.mpyaddi


Synopsis

Multiply and accumulate (Immediate)

Mnemonic

```
qc32.mpyaddi rd, rs1, imm
```

Encoding



Description

Increments rd by the multiplication of rs1 and a signed immediate imm

Decode Variables

```
Bits<12> imm = $encoding[31:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg orig_val = X[rd];
X[rd] = orig_val + (X[rs1] * sext(imm, 12));
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcac	>= 0

5.81. qc32.mveq


Synopsis

Conditional move if equal (Register)

Mnemonic

```
qc32.mveq rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is equal to value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] == X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.82. qc32.mveqi


Synopsis

Conditional move if equal (Immediate)

Mnemonic

```
qc32.mveqi rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is equal to value of imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.83. qc32.mvge


Synopsis

Conditional move if great or equal than (Register)

Mnemonic

```
qc32.mvge rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is great or equal than value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(X[rs2])) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.84. qc32.mvgei


Synopsis

Conditional move if great or equal than (Immediate)

Mnemonic

```
qc32.mvgei rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is great or equal than value of imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.85. qc32.mvgeu


Synopsis

Conditional move if great or equal than unsigned (Register)

Mnemonic

```
qc32.mvgeu rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is great or equal than unsigned value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.86. qc32.mvgeui


Synopsis

Conditional move if great or equal than unsigned (Immediate)

Mnemonic

```
qc32.mvgeui rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is great or equal than unsigned value of imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] >= imm) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.87. qc32.mvlt


Synopsis

Conditional move if less than (Register)

Mnemonic

```
qc32.mvlt rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is less than value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(X[rs2])) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.88. qc32.mvlti


Synopsis

Conditional move if less than (Immediate)

Mnemonic

```
qc32.mvlti rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is less than value of imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.89. qc32.mvltu


Synopsis

Conditional move if less than unsigned (Register)

Mnemonic

```
qc32.mvltu rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is less than unsigned value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.90. qc32.mvltui


Synopsis

Conditional move if less than unsigned (Immediate)

Mnemonic

```
qc32.mvltui rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the unsigned value in rs1 is less than unsigned value of imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] < imm) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.91. qc32.mvne


Synopsis

Conditional move if not equal (Register)

Mnemonic

```
qc32.mvne rd, rs1, rs2, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is not equal to value rs2

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rs1] != X[rs2]) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.92. qc32.mvnei


Synopsis

Conditional move if not equal (Immediate)

Mnemonic

```
qc32.mvnei rd, rs1, imm, rs3
```

Encoding



Description

Move rs3 to rd if the value in rs1 is not equal to value imm

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> imm = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccm	>= 0

5.93. qc32.norm


Synopsis

Signed Normalization

Mnemonic

```
qc32.norm rd, rs1
```

Encoding



Description

Signed normalization of rs1. Exponent written in bits[7:0] of the result. Mantissa written in bits[31:8] of the result. Write result to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg clz = (xlen() - 1) - $signed(highest_set_bit(X[rs1]));
XReg clo = (xlen() - 1) - $signed(highest_set_bit(~X[rs1]));
XReg exp = (X[rs1][31] == 1) ? (X[rs1] << (clo - 1)) : (X[rs1] << (clz - 1));
XReg mnt = (X[rs1][31] == 1) ? (-(clo - 1)) : (-(clz - 1));
X[rd] = {mnt[23:0], exp[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.94. qc32.normeu


Synopsis

Unsigned Even Normalization

Mnemonic

```
qc32.normeu rd, rs1
```

Encoding



Description

Unsigned even normalization of `rs1` (exponent is even). Even exponent written in bits[7:0] of the result. Mantissa (based on even exponent) written in bits[31:8] of the result. Write result to `rd`.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg clz = xlen() - 1 - $signed(highest_set_bit(X[rs1]) & ~1);
XReg exp = (X[rs1] << clz);
XReg mnt = (-clz);
X[rd] = {mnt[23:0], exp[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.95. qc32.normu


Synopsis

Unsigned Normalization

Mnemonic

```
qc32.normu rd, rs1
```

Encoding



Description

Unsigned normalization of rs1. Exponent written in bits[7:0] of the result. Mantissa written in bits[31:8] of the result. Write result to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg clz = (xlen() - 1) - $signed(highest_set_bit(X[rs1]));
XReg exp = (X[rs1] << clz);
XReg mnt = (-clz);
X[rd] = {mnt[23:0], exp[7:0]};
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.96. qc32.selecteqi


Synopsis

Select load immediate or register if equal (Immediate)

Mnemonic

```
qc32.selecteqi rd, imm, rs2, rs3
```

Encoding



Description

Move rs2 to rd if the value in rd is equal to value imm, move rs3 to rd otherwise

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) == $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.97. qc32.selectieq


Synopsis

Select load immediate or register if equal (Register)

Mnemonic

```
qc32.selectieq rd, rs1, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is equal to value rs1, move simm2 to rd otherwise

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if (X[rd] == X[rs1]) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.98. qc32.selectieqi


Synopsis

Select load immediate or register if equal (Immediate)

Mnemonic

```
qc32.selectieqi rd, imm, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is equal to value imm, move simm2 to rd otherwise

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) == $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.99. qc32.selectiieq


Synopsis

Select load immediate if equal (Register)

Mnemonic

```
qc32.selectiieq rd, rs1, simm1, simm2
```

Encoding



Description

Move simm1 to rd if the value in rd is equal to value rs1, move simm2 to rd otherwise

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> simm1 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) == $signed(X[rs1])) {
    X[rd] = sext(simm1, 5);
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.100. qc32.selectiine


Synopsis

Select load immediate if not equal (Register)

Mnemonic

```
qc32.selectiine rd, rs1, simm1, simm2
```

Encoding



Description

Move simm1 to rd if the value in rd is not equal to value rs1, move simm2 to rd otherwise

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> simm1 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(X[rs1])) {
    X[rd] = sext(simm1, 5);
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.101. qc32.selectine


Synopsis

Select load immediate or register if not equal (Register)

Mnemonic

```
qc32.selectine rd, rs1, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is not equal to value rs1, move simm2 to rd otherwise

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(X[rs1])) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.102. qc32.selectinei


Synopsis

Select load immediate or register if not equal (Immediate)

Mnemonic

```
qc32.selectinei rd, imm, rs2, simm2
```

Encoding



Description

Move rs2 to rd if the value in rd is not equal to value imm, move simm2 to rd otherwise

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> simm2 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = sext(simm2, 5);
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.103. qc32.selectnei


Synopsis

Select load immediate or register if not equal (Immediate)

Mnemonic

```
qc32.selectnei rd, imm, rs2, rs3
```

Encoding



Description

Move rs2 to rd if the value in rd is not equal to value imm, move rs3 to rd otherwise

Decode Variables

```
Bits<5> imm = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[31:27];
Bits<5> rd = $encoding[11:7];
```

Operation

```
if ($signed(X[rd]) != $signed(imm)) {
    X[rd] = X[rs2];
} else {
    X[rd] = X[rs3];
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqccs	>= 0

5.104. qc32.setint


Synopsis

Set interrupt (Register)

Mnemonic

```
qc32.setint rs3
```

Encoding



Description

Set interrupt, interrupt number is in rs3.

Decode Variables

```
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
Bits<12> MCLICIP0_ADDR = CSR[mclicip0].address();
XReg idx = rs3 / 32;
XReg bit = rs3 % 32;
XReg pre_csr = CSR[MCLICIP0_ADDR + idx].sw_read();
CSR[MCLICIP0_ADDR + idx].sw_write(pre_csr | (1 << bit));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.105. qc32.setinti


Synopsis

Set interrupt (Immediate)

Mnemonic

```
qc32.setinti imm
```

Encoding



Description

Set interrupt, interrupt number is in `imm` (0 - 1023).

Decode Variables

```
Bits<10> imm = $encoding[24:15];
```

Operation

```
Bits<12> MCLICIP0_ADDR = CSR[mclicip0].address();
XReg idx = imm / 32;
XReg bit = imm % 32;
XReg pre_csr = CSR[MCLICIP0_ADDR + idx].sw_read();
CSR[MCLICIP0_ADDR + idx].sw_write(pre_csr | (1 << bit));
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.106. qc32.setwm


Synopsis

Set word multiple (Register)

Mnemonic

```
qc32.setwm rs3, rs2, imm(rs1)
```

Encoding



Description

Stores the value of rs3 multiple times into the address starting at (rs1 + imm). The number of writes is in rs2.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
Bits<32> write_value = X[rs3][31:0];
XReg num_words = X[rs2];
for (U32 i = 0; i < num_words; i++) {
    write_memory<32>(vaddr, write_value);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclsm	>= 0

5.107. qc32.setwmi


Synopsis

Set word multiple (Immediate)

Mnemonic

```
qc32.setwmirs3, length, imm(rs1)
```

Encoding



Description

Stores the value of rs3 multiple times into the address starting at (rs1 + imm). The number of writes is in length.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> length = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
Bits<32> write_value = X[rs3][31:0];
for (U32 i = 0; i < length; i++) {
    write_memory<32>(vaddr, write_value);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclsm	>= 0

5.108. qc32.sh4add


Synopsis

Shift left by 4 and add

Mnemonic

```
qc32.sh4addrd, rs1, rs2
```

Encoding



Description

This instruction shifts `rs1` to the left by 4 bit and adds it to `rs2`.

Decode Variables

```

Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];

```

Operation

```

X[rd] = X[rs2] + (X[rs1] << 4);

```

Included in

Extension	Minimum version
Xqciu	< 0.2

5.109. qc32.sh5add


Synopsis

Shift left by 5 and add

Mnemonic

qc32.sh5addrd, rs1, rs2

Encoding



Description

This instruction shifts rs1 to the left by 5 bit and adds it to rs2.

Decode Variables

Bits<5> rs2 = \$encoding[24:20];
Bits<5> rs1 = \$encoding[19:15];
Bits<5> rd = \$encoding[11:7];

Operation

X[rd] = X[rs2] + (X[rs1] << 5);

Included in

Extension	Minimum version
Xqciu	< 0.2

5.110. qc32.sh6add


Synopsis

Shift left by 6 and add

Mnemonic

qc32.sh6addrd, rs1, rs2

Encoding



Description

This instruction shifts rs1 to the left by 6 bit and adds it to rs2.

Decode Variables

Bits<5> rs2 = \$encoding[24:20];
Bits<5> rs1 = \$encoding[19:15];
Bits<5> rd = \$encoding[11:7];

Operation

X[rd] = X[rs2] + (X[rs1] << 6);

Included in

Extension	Minimum version
Xqciu	< 0.2

5.111. qc32.sh7add


Synopsis

Shift left by 7 and add

Mnemonic

qc32.sh7addrd, rs1, rs2

Encoding



Description

This instruction shifts rs1 to the left by 7 bit and adds it to rs2.

Decode Variables

Bits<5> rs2 = \$encoding[24:20];
Bits<5> rs1 = \$encoding[19:15];
Bits<5> rd = \$encoding[11:7];

Operation

$X[rd] = X[rs2] + (X[rs1] \ll 7);$

Included in

Extension	Minimum version
Xqciu	< 0.2

5.112. qc32.sh8add


Synopsis

Shift left by 8 and add

Mnemonic

qc32.sh8addrd, rs1, rs2

Encoding



Description

This instruction shifts rs1 to the left by 8 bit and adds it to rs2.

Decode Variables

Bits<5> rs2 = \$encoding[24:20];
Bits<5> rs1 = \$encoding[19:15];
Bits<5> rd = \$encoding[11:7];

Operation

$X[rd] = X[rs2] + (X[rs1] \ll 8);$

Included in

Extension	Minimum version
Xqciu	< 0.2

5.113. qc32.shladd


Synopsis

Shift left and add (immediate)

Mnemonic

```
qc32.shladd rs1, rs2, shamt
```

Encoding



Description

Left shift *rs1* by *shamt* and add the value in *rs2*.

Decode Variables

```
Bits<8> shamt = {$encoding[29:25], 3'd0};
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = (X[rs1] << shamt) + X[rs2];
```

Included in

Extension	Minimum version
Xqciu	>= 0.2
Xqcac	>= 0

5.114. qc32.slasat


Synopsis

Saturating arithmetic left shift

Mnemonic

```
qc32.slasat rd, rs1, rs2
```

Encoding



Description

Left shift rs1 by the value of rs2, and saturate the signed result. The number of words is in length.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> shifted_value = X[rs1] << X[rs2][4:0];
XReg most_negative_number = 1 << (xlen() - 1);
XReg most_positive_number = (1 << (xlen() - 1) - 1);
if ($signed(shifted_value) < $signed(most_negative_number)) {
    X[rd] = most_negative_number;
} else if ($signed(shifted_value) > $signed(most_positive_number)) {
    X[rd] = most_positive_number;
} else {
    X[rd] = shifted_value;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.115. qc32.sllsat


Synopsis

Saturating logical left shift

Mnemonic

```
qc32.sllsat rd, rs1, rs2
```

Encoding



Description

Left shift rs1 by the value of rs2, and saturate the unsigned result. The number of words is in length.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
Bits<{1'b0, XLEN} * 2> sext_double_width_rs1 = {{XLEN{X[rs1][xlen() - 1]}}, X[rs1]};
Bits<{1'b0, XLEN} * 2> shifted_value = sext_double_width_rs1 << X[rs2][4:0];
XReg largest_unsigned_value = {XLEN{1'b1}};
if (shifted_value > largest_unsigned_value) {
    X[rd] = largest_unsigned_value;
} else {
    X[rd] = shifted_value;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.116. qc32.srb


Synopsis

Store indexed byte

Mnemonic

```
qc32.srb rs3, rs1, rs2, shamt
```

Encoding



Description

Store 8 bits of data from register rs3 to an address formed by adding rs1 to rs2, shifted by shamt.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
write_memory<8>(virtual_address, X[rs3][7:0]);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.117. qc32.srh


Synopsis

Store indexed halfword

Mnemonic

qc32.srh rs3, rs1, rs2, shamt

Encoding



Description

Store 16 bits of data from register rs3 to an address formed by adding rs1 to rs2, shifted by shamt.

Decode Variables

Bits<3> shamt = \$encoding[27:25];
Bits<5> rs1 = \$encoding[19:15];
Bits<5> rs2 = \$encoding[24:20];
Bits<5> rs3 = \$encoding[11:7];

Operation

XReg virtual_address = **X**[rs1] + (**X**[rs2] << shamt);
write_memory<16>(virtual_address, **X**[rs3][15:0]);

Included in

Extension	Minimum version
Xqciu	>= 0

5.118. qc32.srw


Synopsis

Store indexed word

Mnemonic

```
qc32.srw rs3, rs1, rs2, shamt
```

Encoding



Description

Store 32 bits of data from register rs3 to an address formed by adding rs1 to rs2, shifted by shamt.

Decode Variables

```
Bits<3> shamt = $encoding[27:25];
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + (X[rs2] << shamt);
write_memory<32>(virtual_address, X[rs3][31:0]);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.119. qc32.subsat


Synopsis

Saturating signed subtraction

Mnemonic

```
qc32.subsat rd, rs1, rs2
```

Encoding



Description

Subtract signed values rs1 and rs2, saturate the signed result, and write to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg result = X[rs1] - X[rs2];
XReg most_negative_number = 1 << (xlen() - 1);
XReg most_positive_number = (1 << (xlen() - 1)) - 1;
if (X[rs1][xlen() - 1] != X[rs2][xlen() - 1]) {
    if (result[xlen() - 1] != X[rs1][xlen() - 1]) {
        if ($signed(X[rs1]) < 0) {
            X[rd] = most_negative_number;
        } else {
            X[rd] = most_positive_number;
        }
    }
}
X[rd] = result;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.120. qc32.subusat


Synopsis

Saturating unsigned subtraction

Mnemonic

```
qc32.subusat rd, rs1, rs2
```

Encoding



Description

Subtract unsigned values rs1 and rs2, saturate the unsigned result, and write to rd.

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = (X[rs1] < X[rs2]) ? 0 : X[rs1] - X[rs2];
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.121. qc32.swm


Synopsis

Store word multiple

Mnemonic

```
qc32.swm rs3, rs2, imm(rs1)
```

Encoding



Description

Stores multiple words from the registers starting at rs3 to the address starting at (rs1 + imm). The number of words is in rs2.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
XReg num_words = X[rs2];
raise(ExceptionCode::IllegalInstruction, $encoding) if (rs3 + num_words) > 32;
for (U32 i = 0; i < num_words; i++) {
    write_memory<32>(vaddr, X[rs3 + i]);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclsm	>= 0

5.122. qc32.swmi


Synopsis

Store word multiple (immediate)

Mnemonic

```
qc32.swmi rs3, length, imm(rs1)
```

Encoding



Description

Stores multiple words from the registers starting at rs3 to the address starting at (rs1 + imm). The number of words is in length immediate.

Decode Variables

```
Bits<7> imm = {$encoding[29:25], 2'd0};
Bits<5> rs1 = $encoding[19:15];
Bits<5> length = $encoding[24:20];
Bits<5> rs3 = $encoding[11:7];
```

Operation

```
XReg vaddr = X[rs1] + imm;
raise(ExceptionCode::IllegalInstruction, $encoding) if (rs3 + length) > 32;
for (U32 i = 0; i < length; i++) {
    write_memory<32>(vaddr, X[rs3 + i]);
    vaddr = vaddr + 4;
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclsm	>= 0

5.123. qc32.wrap


Synopsis

Wraparound (Register)

Mnemonic

```
qc32.wrap rd, rs1, rs2
```

Encoding



Description

If $rs1 \geq rs2$ perform subtraction between $rs1$ and $rs2$. If $rs1 < 0$, perform addition between $rs1$ and $rs2$, else, select $rs1$. The result is stored in rd .

Decode Variables

```
Bits<5> rs1 = $encoding[19:15];
Bits<5> rs2 = $encoding[24:20];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg rs1_value = X[rs1];
X[rd] = (($signed(rs1_value) >= $signed(X[rs2])) ? rs1_value - X[rs2] : (($signed
(rs1_value) < 0) ? (rs1_value + X[rs2]) : rs1_value);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.124. qc32.wrapi


Synopsis

Wraparound (Immediate)

Mnemonic

```
qc32.wrapi rd, rs1, imm
```

Encoding



Description

If $rs1 \geq imm$ perform subtraction between $rs1$ and imm . If $rs1 < 0$, perform addition between $rs1$ and imm , else, select $rs1$. The result is stored in rd .

Decode Variables

```
Bits<11> imm = $encoding[30:20];
Bits<5>  rs1 = $encoding[19:15];
Bits<5>  rd  = $encoding[11:7];
```

Operation

```
XReg rs1_value = X[rs1];
X[rd] = ($signed(rs1_value) >= $signed(imm)) ? rs1_value - imm : (($signed(rs1_value)
< 0) ? (rs1_value + imm) : rs1_value);
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.125. qc48.addai


Synopsis

Add immediate

Mnemonic

```
qc48.addai rd, imm
```

Encoding



Description

Add a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] + imm;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.126. qc48.addi


Synopsis

Add immediate

Mnemonic

```
qc48.addi rd, rs1, imm
```

Encoding



Description

Add a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`.

Decode Variables

```

Bits<26> imm = {$encoding[47:32], $encoding[29:20]};
Bits<5>  rs1 = $encoding[19:15];
Bits<5>  rd  = $encoding[11:7];

```

Operation

```
X[rd] = X[rs1] + sext(imm, 26);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.127. qc48.andai


Synopsis

And immediate

Mnemonic

```
qc48.andai rd, imm
```

Encoding



Description

And a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] & imm;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.128. qc48.andi


Synopsis

Add immediate

Mnemonic

```
qc48.andi rd, rs1, imm
```

Encoding



Description

And a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5>  rs1 = $encoding[19:15];
Bits<5>  rd  = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] & sext(imm, 26);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.129. qc48.beqi


Synopsis

Branch on equal (immediate)

Mnemonic

```
qc48.beqi rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is equal to the signed immediate imm

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<16> imm = $encoding[47:32];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) == $signed(imm)) {
  jump_halfword(PC + $signed(offset));
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.130. qc48.bgei


Synopsis

Branch on greater than or equal (immediate)

Mnemonic

```
qc48.bgei rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is greater than or equal to the immediate imm.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],
$encoding[11:8], 1'd0});
Bits<16> imm = $encoding[47:32];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) >= $signed(imm)) {
  jump_halfword(PC + $signed(offset));
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.131. qc48.bgeui


Synopsis

Branch on greater than or equal unsigned (immediate)

Mnemonic

```
qc48.bgeui rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is greater than or equal to the unsigned immediate imm.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] >= imm) {  
    jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.132. qc48.blti


Synopsis

Branch on less than (immediate)

Mnemonic

```
qc48.blti rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is less than the immediate imm.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) < $signed(imm)) {  
    jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.133. qc48.bltoi


Synopsis

Branch on less than unsigned (immediate)

Mnemonic

```
qc48.bltoi rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the unsigned value in rs1 is less than the unsigned immediate imm.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if (X[rs1] < imm) {  
  jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.134. qc48.bnei


Synopsis

Branch on not equal (immediate)

Mnemonic

```
qc48.bnei rs1, imm, offset
```

Encoding



Description

Branches to PC + offset if the value in rs1 is not equal to the signed immediate imm.

Decode Variables

```
signed Bits<13> offset = sext({$encoding[31], $encoding[7], $encoding[30:25],  
$encoding[11:8], 1'd0});  
Bits<16> imm = $encoding[47:32];  
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
if ($signed(X[rs1]) != $signed(imm)) {  
  jump_halfword(PC + $signed(offset));  
}
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcbi	>= 0

5.135. qc48.j


Synopsis

Jump

Mnemonic

qc48.j imm

Encoding



Description

Jump to a PC-relative offset

Decode Variables

signed **Bits**<32> imm = sext({\$encoding[**47:32**], \$encoding[**19:17**], \$encoding[**31**], \$encoding[**7**], \$encoding[**30:25**], \$encoding[**11:8**], **1'd0**});

Operation

XReg retrun_addr = **PC** + **6**;
jump_halfword(**PC** + imm);

Included in

Extension	Minimum version
Xqciu	>= 0

5.136. qc48.jal


Synopsis

Jump and link

Mnemonic

qc48.jal imm

Encoding



Description

Jump to a PC-relative offset and store the return address in x1.

Decode Variables

```
signed Bits<32> imm = sext({$encoding[47:32], $encoding[19:17], $encoding[31],
$encoding[7], $encoding[30:25], $encoding[11:8], 1'd0});
```

Operation

```
XReg retrun_addr = PC + 6;
jump_halfword(PC + imm);
X[1] = retrun_addr;
```

Included in

Extension	Minimum version
Xqciu	>= 0

5.137. qc48.lb


Synopsis

Load byte

Mnemonic

```
qc48.lb rd, imm(rs1)
```

Encoding



Description

Load 8 bits of data into register `rd` from an address formed by adding `rs1` to a signed offset `imm`. Sign extend the result.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = sext(read_memory<8>(virtual_address), 7);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.138. qc48.lbu


Synopsis

Load byte unsigned

Mnemonic

```
qc48.lbu rd, imm(rs1)
```

Encoding



Description

Load 8 bits of data into register `rd` from an address formed by adding `rs1` to a signed offset `imm`. Zero extend the result.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = read_memory<8>(virtual_address);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.139. qc48.lh


Synopsis

Load halfword

Mnemonic

```
qc48.lh rd, imm(rs1)
```

Encoding



Description

Load 16 bits of data into register rd from an address formed by adding rs1 to a signed offset imm. Sign extend the result.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = sext(read_memory<16>(virtual_address), 15);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.140. qc48.lhu


Synopsis

Load halfword unsigned

Mnemonic

```
qc48.lhu rd, imm(rs1)
```

Encoding



Description

Load 16 bits of data into register `rd` from an address formed by adding `rs1` to a signed offset `imm`. Zero extend the result.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = read_memory<16>(virtual_address);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.141. qc48.li


Synopsis

Load immediate large

Mnemonic

```
qc48.li rd, imm
```

Encoding



Description

Loads the 32-bit immediate `imm` into `rd`.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = imm;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqcli	>= 0

5.142. qc48.lw


Synopsis

Load word

Mnemonic

```
qc48.lw rd, imm(rs1)
```

Encoding



Description

Load 32 bits of data into register rd from an address formed by adding rs1 to a signed offset imm. Sign extend the result.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
XReg virtual_address = X[rs1] + imm;
X[rd] = read_memory<32>(virtual_address);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.143. qc48.orai


Synopsis

Or immediate

Mnemonic

```
qc48.orai rd, imm
```

Encoding



Description

Or a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] | imm;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.144. qc48.ori


Synopsis

Or immediate

Mnemonic

```
qc48.ori rd, rs1, imm
```

Encoding



Description

Or a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5>  rs1 = $encoding[19:15];
Bits<5>  rd  = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] | sext(imm, 26);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.145. qc48.sb


Synopsis

Store byte

Mnemonic

```
qc48.sb rs2, imm(rs1)
```

Encoding



Description

Store 8 bits of data from register rs2 to an address formed by adding rs1 to a signed offset imm.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:25], $encoding[11:7] };
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg virtual_address = X[rs1] + $signed(imm);
write_memory<8>(virtual_address, X[rs2][7:0]);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.146. qc48.sh


Synopsis

Store halfword

Mnemonic

```
qc48.sh rs2, imm(rs1)
```

Encoding



Description

Store 16 bits of data from register rs2 to an address formed by adding rs1 to a signed offset imm.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:25], $encoding[11:7] };
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg virtual_address = X[rs1] + $signed(imm);
write_memory<16>(virtual_address, X[rs2][15:0]);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.147. qc48.sw


Synopsis

Store word

Mnemonic

```
qc48.sw rs2, imm(rs1)
```

Encoding



Description

Store 32 bits of data from register rs2 to an address formed by adding rs1 to a signed offset imm.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:25], $encoding[11:7] };
Bits<5> rs2 = $encoding[24:20];
Bits<5> rs1 = $encoding[19:15];
```

Operation

```
XReg virtual_address = X[rs1] + $signed(imm);
write_memory<32>(virtual_address, X[rs2][31:0]);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclo	>= 0

5.148. qc48.xorai


Synopsis

Exclusive Or immediate

Mnemonic

```
qc48.xorai rd, imm
```

Encoding



Description

Exclusive or a 32-bit immediate `imm` to the value in `rd`, and store the result back in `rd`.

Decode Variables

```
Bits<32> imm = $encoding[47:16];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rd] ^ imm;
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

5.149. qc48.xori


Synopsis

Exclusive Or immediate

Mnemonic

```
qc48.xori rd, rs1, imm
```

Encoding



Description

Exclusive or a sign-extended 26-bit immediate `imm` to the value in `rs1`, and store the result in `rd`.

Decode Variables

```
Bits<26> imm = { $encoding[47:32], $encoding[29:20] };
Bits<5> rs1 = $encoding[19:15];
Bits<5> rd = $encoding[11:7];
```

Operation

```
X[rd] = X[rs1] ^ sext(imm, 26);
```

Included in

Extension	Minimum version
Xqciu	>= 0
Xqclia	>= 0

Chapter 6. IDL Functions

6.1. abort_current_instruction (builtin)

Abort the current instruction, and start refetching from $\$pc$.

Return Type	void
Arguments	

6.2. access_check

Checks if the physical address `paddr` is able to access memory, and raises the appropriate exception if not.

Return Type	void
Arguments	Bits<PHYS_ADDR_WIDTH> <code>paddr</code> , XReg <code>vaddr</code> , MemoryOperation type, ExceptionCode <code>fault_type</code>

```

if (paddr > 1 << PHYS_ADDR_WIDTH) - access_size {
    raise(fault_type, vaddr);
}
if (!pmp_check<access_size>(paddr[PHYS_ADDR_WIDTH - 1:0], type)) {
    raise(fault_type, vaddr);
}

```

6.3. assert (builtin)

Assert that a condition is true. Failure represents an error in the IDL model.

Return Type	void
Arguments	Boolean <code>test</code> , String <code>message</code>

6.4. atomic_check_then_write_32 (builtin)

Atomically:

- Reads 32-bits from `paddr`
- Compares the read value to `compare_value`
- Writes `write_value` to `paddr` if the comparison was bitwise-equal

returns true if the write occurs, and false otherwise

Preconditions:

- paddr must be aligned to 32-bits

Return Type	Boolean
Arguments	Bits<PHYS_ADDR_WIDTH> paddr, Bits<32> compare_value, Bits<32> write_value

6.5. atomic_check_then_write_64 (builtin)

Atomically:

- Reads 64-bits from paddr
- Compares the read value to compare_value
- Writes write_value to paddr if the comparison was bitwise-equal

returns true if the write occurs, and false otherwise

Preconditions:

- paddr must be aligned to 64-bits

Return Type	Boolean
Arguments	Bits<PHYS_ADDR_WIDTH> paddr, Bits<64> compare_value, Bits<64> write_value

6.6. current_translation_mode

Returns the current translation mode for a load or store given the machine state (e.g., value of satp csr).

Return Type	SatpMode
Arguments	

```

PrivilegeMode effective_mode = effective_ldst_mode();
SatpMode translation_mode;
if (effective_mode == PrivilegeMode::M) {
    return SatpMode::Bare;
} else if (CSR[misa].S == 1'b1) {
    return CSR[satp].MODE;
} else {
    return SatpMode::Bare;
}

```

6.7. delay (builtin)

Delay the processor by cycles cycles.

Return Type	void
Arguments	XReg cycles

6.8. effective_ldst_mode

Returns the effective privilege mode for normal explicit loads and stores, taking into account the current actual privilege mode and modifications from mstatus.MPRV.

Return Type	PrivilegeMode
Arguments	

```

if (mode() == PrivilegeMode::M) {
    if (implemented?(ExtensionName::U) && CSR[mstatus].MPRV == 1) {
        if (CSR[mstatus].MPP == 0b00) {
            if (implemented?(ExtensionName::H) && mpv() == 0b1) {
                return PrivilegeMode::VU;
            } else {
                return PrivilegeMode::U;
            }
        } else if (implemented?(ExtensionName::S) && CSR[mstatus].MPP == 0b01) {
            if (implemented?(ExtensionName::H) && mpv() == 0b1) {
                return PrivilegeMode::VS;
            } else {
                return PrivilegeMode::S;
            }
        }
    }
}
return mode();

```

6.9. exception_handling_mode

Returns the target privilege mode that will handle synchronous exception exception_code

Return Type	PrivilegeMode
Arguments	ExceptionCode exception_code

```

if (mode() == PrivilegeMode::M) {
    return PrivilegeMode::M;
} else if (implemented?(ExtensionName::S) && mode() == PrivilegeMode::HS) || (mode()
== PrivilegeMode::U) {
    if ((CSR[medeleg] & (1 << $bits(exception_code))) != 0) {

```

```

    return PrivilegeMode::HS;
} else {
    return PrivilegeMode::M;
}
} else {
    assert(implemented?(ExtensionName::H) && mode() == PrivilegeMode::VS) || (mode() ==
PrivilegeMode::VU, "Unexpected mode");
    if ((CSR[medeleg] & (1 << $bits(exception_code))) != 0) {
        if ((CSR[hedeleg] & (1 << $bits(exception_code))) != 0) {
            return PrivilegeMode::VS;
        } else {
            return PrivilegeMode::HS;
        }
    } else {
        return PrivilegeMode::M;
    }
}
}

```

6.10. highest_set_bit

Returns the position of the highest (nearest MSB) bit that is '1', or -1 if value is zero.

Return Type	XReg
Arguments	XReg value

```

for (U32 i = xlen() - 1; i >= 0; i--) {
    if (value[i] == 1) {
        return i;
    }
}
return -'sd1;

```

6.11. ialign

Returns IALIGN, the smallest instruction encoding size, in bits.

Return Type	Bits<6>
Arguments	

```

if (implemented?(ExtensionName::C) && (CSR[misa].C == 0x1)) {
    return 16;
} else {
    return 32;
}

```

6.12. implemented? (builtin)

Return true if the implementation supports extension.

Return Type	Boolean
Arguments	ExtensionName extension

6.13. in_naturally_aligned_region?

Checks if a length-bit access starting at address lies entirely within an N-bit naturally-aligned region.

Return Type	Boolean
Arguments	XReg address, U32 length

```
XReg Mask = (N / 8) - 1;
return (address & ~mask) == ((address + length - 1) & ~mask);
```

6.14. is_naturally_aligned

Checks if M-bit value is naturally aligned to N bits.

Return Type	Boolean
Arguments	Bits<M> value

```
return true if (N == 8);
Bits<M> mask = (N / 8) - 1;
return (value & ~mask) == value;
```

6.15. jump_halfword

Jump to virtual halfword address target_hw_addr.

If target address is misaligned, raise a MisalignedAddress exception.

Return Type	void
Arguments	XReg target_hw_addr

```
assert((target_hw_addr & 0x1) == 0x0, "Expected halfword-aligned address in
jump_halfword");
if (ialign() != 16) {
    if ((target_hw_addr & 0x3) != 0) {
```

```
        raise(ExceptionCode::InstructionAddressMisaligned, target_hw_addr);
    }
}
PC = target_hw_addr;
```

6.16. lowest_set_bit

Returns the position of the lowest (nearest LSB) bit that is '1', or XLEN if value is zero.

Return Type	XReg
Arguments	XReg value

```
for (U32 i = 0; i < xlen(); i++) {
    if (value[i] == 1) {
        return i;
    }
}
return xlen();
```

6.17. misaligned_is_atomic?

Returns true if an access starting at physical_address that is N bits long is atomic.

This function takes into account any Atomicity Granule PMAs, so **it should not be used for load-reserved/store-conditional**, since those PMAs do not apply to those accesses.

Return Type	Boolean
Arguments	Bits<PHYS_ADDR_WIDTH> physical_address

```
return false if (MAX_MISALIGNED_ATOMICITY_GRANULE_SIZE == 0);
if (pma_applies?(PmaAttribute::MAG16, physical_address, N) &&
    in_naturally_aligned_region?(M, 128>(physical_address_address, N)) {
    return true;
} else if (pma_applies?(PmaAttribute::MAG8, physical_address, N) &&
    in_naturally_aligned_region?(XLEN, 64>(physical_address, N)) {
    return true;
} else if (pma_applies?(PmaAttribute::MAG4, physical_address, N) &&
    in_naturally_aligned_region?(XLEN, 32>(physical_address, N)) {
    return true;
} else if (pma_applies?(PmaAttribute::MAG2, physical_address, N) &&
    in_naturally_aligned_region?(XLEN, 16>(physical_address, N)) {
    return true;
} else {
    return false;
}
```

6.18. mode

Returns the current active privilege mode.

Return Type	PrivilegeMode
Arguments	

```
if (!implemented?(ExtensionName::S) && !implemented?(ExtensionName::U) && !
implemented?(ExtensionName::H)) {
    return PrivilegeMode::M;
} else {
    return current_mode;
}
```

6.19. mpv

Returns the current value of CSR[mstatus].MPV (when MXLEN == 64) of CSR[mstatush].MPV (when MXLEN == 32)

Return Type	Bits<1>
Arguments	

```
if (implemented?(ExtensionName::H)) {
    return (XLEN == 32) ? CSR[mstatush].MPV : CSR[mstatus].MPV;
} else {
    assert(false, "TODO");
}
```

6.20. mtval_for

Given an exception code and a **legal** non-zero value for mtval, returns the value to be written in mtval considering implementation options

Return Type	XReg
Arguments	ExceptionCode exception_code, XReg tval

```
if (exception_code == ExceptionCode::Breakpoint) {
    return REPORT_VA_IN_MTVAL_ON_BREAKPOINT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAddressMisaligned) {
    return REPORT_VA_IN_MTVAL_ON_LOAD_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAddressMisaligned) {
    return REPORT_VA_IN_MTVAL_ON_STORE_AMO_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAddressMisaligned) {
    return REPORT_VA_IN_MTVAL_ON_INSTRUCTION_MISALIGNED ? tval : 0;
}
```

```

} else if (exception_code == ExceptionCode::LoadAccessFault) {
    return REPORT_VA_IN_MTVAL_ON_LOAD_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAccessFault) {
    return REPORT_VA_IN_MTVAL_ON_STORE_AMO_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAccessFault) {
    return REPORT_VA_IN_MTVAL_ON_INSTRUCTION_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadPageFault) {
    return REPORT_VA_IN_MTVAL_ON_LOAD_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoPageFault) {
    return REPORT_VA_IN_MTVAL_ON_STORE_AMO_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionPageFault) {
    return REPORT_VA_IN_MTVAL_ON_INSTRUCTION_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::IllegalInstruction) {
    return REPORT_ENCODING_IN_MTVAL_ON_ILLEGAL_INSTRUCTION ? tval : 0;
} else {
    return 0;
}

```

6.21. mtval_readonly?

Returns whether or not CSR[mtval] is read-only based on implementation options

Return Type	Boolean
Arguments	

```

return !(REPORT_VA_IN_MTVAL_ON_BREAKPOINT || REPORT_VA_IN_MTVAL_ON_LOAD_MISALIGNED ||
REPORT_VA_IN_MTVAL_ON_STORE_MISALIGNED || (implemented?(ExtensionName::Zaamo) &&
REPORT_VA_IN_MTVAL_ON_AMO_MISALIGNED) || REPORT_VA_IN_MTVAL_ON_INSTRUCTION_MISALIGNED
|| REPORT_VA_IN_MTVAL_ON_LOAD_ACCESS_FAULT || REPORT_VA_IN_MTVAL_ON_STORE_ACCESS_FAULT
|| (implemented?(ExtensionName::Zaamo) && REPORT_VA_IN_MTVAL_ON_AMO_ACCESS_FAULT) ||
REPORT_VA_IN_MTVAL_ON_INSTRUCTION_ACCESS_FAULT ||
REPORT_VA_IN_MTVAL_ON_LOAD_PAGE_FAULT || REPORT_VA_IN_MTVAL_ON_STORE_PAGE_FAULT ||
(implemented?(ExtensionName::Zaamo) && REPORT_VA_IN_MTVAL_ON_AMO_PAGE_FAULT) ||
REPORT_VA_IN_MTVAL_ON_INSTRUCTION_PAGE_FAULT ||
REPORT_ENCODING_IN_MTVAL_ON_ILLEGAL_INSTRUCTION || implemented?(ExtensionName::
Sdext));

```

6.22. notify_mode_change (builtin)

Called whenever the privilege mode changes. Downstream tools can use this to hook events.

Return Type	void
Arguments	PrivilegeMode new_mode, PrivilegeMode old_mode

6.23. page_walk

Translate virtual address through a page walk.

May raise a Page Fault if an error involving the page table structure occurs along the walk.

Implicit reads of the page table are accessed check, and may raise Access Faults. Implicit writes (updates of A/D) are also accessed checked, and may raise Access Faults

The translated address *is not* accessed checked.

Returns the translated physical address.

Return Type	Bits<PA_SIZE>
Arguments	Bits<XLEN> vaddr, MemoryOperation op

```

Bits<PA_SIZE> ppn;
U32 VPN_SIZE = (LEVELS == 2) ? 10 : 9;
ExceptionCode access_fault_code = op == MemoryOperation::Read ? ExceptionCode
::LoadAccessFault : (op == MemoryOperation::Fetch ? ExceptionCode
::InstructionAccessFault : ExceptionCode::StoreAmoAccessFault);
ExceptionCode page_fault_code = op == MemoryOperation::Read ? ExceptionCode
::LoadPageFault : (op == MemoryOperation::Fetch ? ExceptionCode::InstructionPageFault
: ExceptionCode::StoreAmoPageFault);
ppn = CSR[satp].PPN;
if (vaddr[xlen() - 1:VA_SIZE] != {xlen() - VA_SIZE{vaddr[VA_SIZE - 1]}}) {
    raise(page_fault_code, vaddr);
}
for (U32 i = (LEVELS - 1); i >= 0; i--) {
    U32 vpn = (vaddr >> (12 + VPN_SIZE * i)) & 1 << VPN_SIZE) - 1;    Bits<PA_SIZE>
pte_addr = (ppn << 12) + (vpn * (PTESIZE / 8);
    access_check<PTESIZE>(pte_addr, vaddr, MemoryOperation::Read, access_fault_code);
    if (!pma_applies?(PmaAttribute::HardwarePageTableRead, pte_addr, PTESIZE)) {
        raise(access_fault_code, vaddr);
    }
    Bits<PTESIZE> pte = read_physical_memory<PTESIZE>(pte_addr);
    PteFlags pte_flags = pte[9:0];
    if ((VA_SIZE != 32) && (pte[60:54] != 0)) {
        raise(page_fault_code, vaddr);
    }
    if (pte_flags.V == 0 || (pte_flags.R == 0 && pte_flags.W == 1)) {
        raise(page_fault_code, vaddr);
    } else if (pte_flags.R == 1 || pte_flags.X == 1) {
        if (op == MemoryOperation::Read || op == MemoryOperation::ReadModifyWrite) {
            if ((CSR[mstatus].MXR == 0 && pte_flags.R == 0) || (CSR[mstatus].MXR == 1 &&
pte_flags.X == 0 && pte_flags.R == 0)) {
                raise(page_fault_code, vaddr);
            }
            if ((mode() == PrivilegeMode::U && pte_flags.U == 0) || (mode() ==
PrivilegeMode::M && CSR[mstatus].MPRV == 1 && CSR[mstatus].MPP == $bits(
PrivilegeMode::HS) && pte_flags.U == 1 && CSR[mstatus].SUM == 0) || (mode() ==
PrivilegeMode::S && pte_flags.U == 1 && CSR[mstatus].SUM == 0)) {
                raise(page_fault_code, vaddr);
            }

```

```

    }
}
if (op == MemoryOperation::Write) || (op == MemoryOperation::ReadModifyWrite &&
(pte_flags.W == 0)) {
    raise(page_fault_code, vaddr);
} else if ((op == MemoryOperation::Fetch) && (pte_flags.X == 0)) {
    raise(page_fault_code, vaddr);
}
if (pte_flags.U == 0) {
    if (mode() == PrivilegeMode::U) {
        raise(page_fault_code, vaddr);
    }
} else {
    if (mode() == PrivilegeMode::S || (mode() == PrivilegeMode::M && CSR[mstatus
].MPRV == 1 && CSR[mstatus].MPP == $bits(PrivilegeMode::S))) {
        if (op == MemoryOperation::Read || op == MemoryOperation::ReadModifyWrite) {
            if (CSR[mstatus].SUM == 0) {
                raise(page_fault_code, vaddr);
            }
        } else {
            raise(page_fault_code, vaddr);
        }
    }
}
raise(page_fault_code, vaddr) if ;
if ((pte_flags.A == 0) || pte_flags.D == 0) && ((op == MemoryOperation::Write) ||
(op == MemoryOperation::ReadModifyWrite)) {
    if (CSR[menvcfg].ADUE == 1'b1) {
        if (!pma_applies?(PmaAttribute::RsrvEventual, pte_addr, PTESIZE)) {
            raise(access_fault_code, vaddr);
        }
        if (!pma_applies?(PmaAttribute::HardwarePageTableWrite, pte_addr, PTESIZE)) {
            raise(access_fault_code, vaddr);
        }
        access_check<PTESIZE>(pte_addr, vaddr, MemoryOperation::Write,
access_fault_code);
        Boolean success;
        Bits<PTESIZE> updated_pte;
        if (pte_flags.D == 0 && op == MemoryOperation::Write) {
            updated_pte = pte | 0b11000000;
        } else {
            updated_pte = pte | 0b01000000;
        }
        if (PTESIZE == 32) {
            success = atomic_check_then_write_32(pte_addr, pte, updated_pte);
        } else if (PTESIZE == 64) {
            success = atomic_check_then_write_64(pte_addr, pte, updated_pte);
        } else {
            assert(false, "Unexpected PTESIZE");
        }
        if (!success) {
            i = i + 1;
        } else {
            return {(pte[PA_SIZE - 3:(i * VPN_SIZE) + 10] << 2), vaddr[11:0]};
        }
    }
}

```

```

    }
    if ((CSR[menvcfg].ADUE == 1'b0) && implemented?(ExtensionName::Svade)) {
        raise(page_fault_code, vaddr);
    }
}
return {(pte[PA_SIZE - 3:(i * VPN_SIZE) + 10] << 2), vaddr[11:0]};
} else {
    if (i == 0) {
        raise(page_fault_code, vaddr);
    }
    if (pte_flags.D == 1 || pte_flags.A == 1 || pte_flags.U == 1) {
        raise(page_fault_code, vaddr);
    }
    ppn = pte[PA_SIZE - 3:10] << 12;
}
}

```

6.24. pma_applies? (builtin)

Checks if *attr* is applied to the entire physical address region between [*paddr*, *paddr* + *len*).

Return Type	Boolean
Arguments	PmaAttribute attr, Bits<PHYS_ADDR_WIDTH> paddr, U32 len

6.25. pmp_check

Given a physical address and operation type, return whether or not the access is allowed by PMP.

Return Type	Boolean
Arguments	Bits<PHYS_ADDR_WIDTH> paddr, MemoryOperation type

```

PrivilegeMode mode = effective_ldst_mode();
PmpMatchResult match_result;
PmpCfg cfg;
(match_result, cfg = pmp_match<access_size>(paddr));
if (match_result == PmpMatchResult::FullMatch) {
    if (mode == PrivilegeMode::M && (cfg.L == 0)) {
        return true;
    }
    if (type == MemoryOperation::Write && (cfg.W == 0)) {
        return false;
    } else if (type == MemoryOperation::Read && (cfg.R == 0)) {
        return false;
    } else if (type == MemoryOperation::Fetch && (cfg.X == 0)) {
        return false;
    }
}

```

```

} else if (match_result == PmpMatchResult::NoMatch) {
    if (mode == PrivilegeMode::M) {
        return true;
    } else {
        return false;
    }
} else {
    assert(match_result == PmpMatchResult::PartialMatch, "PMP matching logic error");
    return false;
}
return true;

```

6.26. pmp_match

Given a physical address, see if any PMP entry matches.

If there is a complete match, return the PmpCfg that guards the region. If there is no match or a partial match, report that result.

Return Type	PmpMatchResult, PmpCfg
Arguments	Bits<PHYS_ADDR_WIDTH> paddr

```

if (XLEN == 64) {
    return pmp_match_64<access_size>(paddr);
} else {
    return pmp_match_32<access_size>(paddr);
}

```

6.27. pmp_match_32

Given a physical address, see if any PMP entry matches.

If there is a complete match, return the PmpCfg that guards the region. If there is no match or a partial match, report that result.

Return Type	PmpMatchResult, PmpCfg
Arguments	Bits<PHYS_ADDR_WIDTH> paddr

```

Bits<12> pmpcfg0_addr = 0x3a0;
Bits<12> pmpaddr0_addr = 0x3b0;
for (U32 i = 0; i < NUM_PMP_ENTRIES; i++) {
    Bits<12> pmpcfg_idx = pmpcfg0_addr + (i / 4);
    Bits<6> shamt = (i % 4) * 8;
    PmpCfg cfg = ($bits(CSR[pmpcfg_idx]) >> shamt)[7:0];
    Bits<12> pmpaddr_idx = pmpaddr0_addr + i;
    Bits<PHYS_ADDR_WIDTH> range_hi = 0;

```

```

Bits<PHYS_ADDR_WIDTH> range_lo = 0;
if (cfg.A == $bits(PmpCfg_A::TOR)) {
    if (i == 0) {
        range_lo = 0;
    } else {
        range_lo = (CSR[pmpaddr_idx - 1] << 2)[PHYS_ADDR_WIDTH - 1:0];
    }
    range_hi = (CSR[pmpaddr_idx] << 2)[PHYS_ADDR_WIDTH - 1:0];
} else if (cfg.A == $bits(PmpCfg_A::NAPOT)) {
    Bits<PHYS_ADDR_WIDTH - 2> pmpaddr_value = CSR[pmpaddr_idx].sw_read()[
PHYS_ADDR_WIDTH - 3:0];
    Bits<PHYS_ADDR_WIDTH - 2> mask = pmpaddr_value ^ (pmpaddr_value + 1);
    range_lo = (pmpaddr_value & ~mask) << 2;
    Bits<PHYS_ADDR_WIDTH - 2> len = mask + 1;
    range_hi = pmpaddr_value & ~mask + len << 2; } else if (cfg.A == $bits(
PmpCfg_A::NA4 {
    range_lo = ($bits(CSR[pmpaddr_idx]) << 2)[PHYS_ADDR_WIDTH - 1:0];
    range_hi = range_lo + 4;
}
if ((paddr >= range_lo) && paddr + (access_size / 8 < range_hi)) {
    return PmpMatchResult::FullMatch, cfg;
} else if (! {
    return PmpMatchResult::PartialMatch, -;
}
}
return PmpMatchResult::NoMatch, -;

```

6.28. pmp_match_64

Given a physical address, see if any PMP entry matches.

If there is a complete match, return the PmpCfg that guards the region. If there is no match or a partial match, report that result.

Return Type	PmpMatchResult, PmpCfg
Arguments	Bits<PHYS_ADDR_WIDTH> paddr

```

Bits<12> pmpcfg0_addr = 0x3a0;
Bits<12> pmpaddr0_addr = 0x3b0;
for (U32 i = 0; i < NUM_PMP_ENTRIES; i++) {
    Bits<12> pmpcfg_idx = pmpcfg0_addr + (i / 8) * 2;
    Bits<6> shamt = (i % 8) * 8;
    PmpCfg cfg = ($bits(CSR[pmpcfg_idx]) >> shamt)[7:0];
    Bits<12> pmpaddr_idx = pmpaddr0_addr + i;
    Bits<PHYS_ADDR_WIDTH> range_hi = 0;
    Bits<PHYS_ADDR_WIDTH> range_lo = 0;
    if (cfg.A == $bits(PmpCfg_A::TOR)) {
        if (i == 0) {
            range_lo = 0;
        } else {
            range_lo = (CSR[pmpaddr_idx - 1] << 2)[PHYS_ADDR_WIDTH - 1:0];

```

```

    }
    range_hi = (CSR[pmpaddr_idx] << 2)[PHYS_ADDR_WIDTH - 1:0];
} else if (cfg.A == $bits(PmpCfg_A::NAPOT)) {
    Bits<PHYS_ADDR_WIDTH - 2> pmpaddr_value = CSR[pmpaddr_idx].sw_read()[
PHYS_ADDR_WIDTH - 3:0];
    Bits<PHYS_ADDR_WIDTH - 2> mask = pmpaddr_value ^ (pmpaddr_value + 1);
    range_lo = (pmpaddr_value & ~mask) << 2;
    Bits<PHYS_ADDR_WIDTH - 2> len = mask + 1;
    range_hi = pmpaddr_value & ~mask + len << 2; } else if (cfg.A == $bits(
PmpCfg_A::NA4 {
    range_lo = (CSR[pmpaddr_idx] << 2)[PHYS_ADDR_WIDTH - 1:0];
    range_hi = range_lo + 4;
}
if ((paddr >= range_lo) && paddr + (access_size / 8 < range_hi)) {
    return PmpMatchResult::FullMatch, cfg;
} else if (! {
    return PmpMatchResult::PartialMatch, -;
}
}
return PmpMatchResult::NoMatch, -;

```

6.29. raise

Raise synchronous exception number exception_code.

Return Type	void
Arguments	ExceptionCode exception_code, XReg tval

```

PrivilegeMode handling_mode = exception_handling_mode(exception_code);
if (handling_mode == PrivilegeMode::M) {
    CSR[mepc].PC = PC;
    if (!mtval_readonly?()) {
        CSR[mtval].VALUE = mtval_for(exception_code, tval);
    }
    PC = {CSR[mtvec].BASE, 2'b00};
    CSR[mcause].INT = 1'b0;
    CSR[mcause].CAUSE = $bits(exception_code);
} else if (implemented?(ExtensionName::S) && (handling_mode == PrivilegeMode::HS)) {
    CSR[sepc].PC = PC;
    if (!stval_readonly?()) {
        CSR[stval].VALUE = stval_for(exception_code, tval);
    }
    PC = {CSR[stvec].BASE, 2'b00};
    CSR[scause].INT = 1'b0;
    CSR[scause].CODE = $bits(exception_code);
} else if (implemented?(ExtensionName::H) && (handling_mode == PrivilegeMode::VS)) {
    CSR[vsepc].PC = PC;
    if (!vstval_readonly?()) {
        CSR[vstval].VALUE = vstval_for(exception_code, tval);
    }
    PC = {CSR[vstvec].BASE, 2'b00};
}

```

```

CSR[vscause].INT = 1'b0;
CSR[vscause].CODE = $bits(exception_code);
}
set_mode(handling_mode);
abort_current_instruction();

```

6.30. read_memory

Read from virtual memory.

Return Type	Bits<len>
Arguments	XReg virtual_address

```

Boolean aligned = is_naturally_aligned<XLEN, len>(virtual_address);
XReg physical_address;
if (aligned) {
    return read_memory_aligned<len>(virtual_address);
}
if (MAX_MISALIGNED_ATOMICTY_GRANULE_SIZE > 0) {
    assert(MISALIGNED_LDST_EXCEPTION_PRIORITY == "low");
    physical_address = (CSR[misa].S == 1) ? translate(virtual_address, MemoryOperation
::Read) : virtual_address;
    if (misaligned_is_atomic?<len>(physical_address)) {
        access_check<len>(physical_address, virtual_address, MemoryOperation::Read,
ExceptionCode::LoadAccessFault);
        return read_physical_memory<len>(physical_address);
    }
}
if (!MISALIGNED_LDST) {
    if (MISALIGNED_LDST_EXCEPTION_PRIORITY == "low") {
        physical_address = (CSR[misa].S == 1) ? translate(virtual_address,
MemoryOperation::Read) : virtual_address;
        access_check<len>(physical_address, virtual_address, MemoryOperation::Read,
ExceptionCode::LoadAccessFault);
    }
    raise(ExceptionCode::LoadAddressMisaligned, virtual_address);
} else {
    if (MISALIGNED_SPLIT_STRATEGY == "by_byte") {
        Bits<len> result = 0;
        for (U32 i = 0; i <= len; i++) {
            result = result | (read_memory_aligned<8>(virtual_address + i) << (8 * i));
        }
        return result;
    } else if (MISALIGNED_SPLIT_STRATEGY == "custom") {
        unpredictable("An implementation is free to break a misaligned access any way,
leading to unpredictable behavior when any part of the misaligned access causes an
exception");
    }
}
}

```

6.31. read_memory_aligned

Read from virtual memory using a known aligned address.

Return Type	Bits<len>
Arguments	XReg virtual_address

```
XReg physical_address;
physical_address = (CSR[misa].S == 1) ? translate(virtual_address, MemoryOperation::Read) : virtual_address;
access_check<len>(physical_address, virtual_address, MemoryOperation::Read, ExceptionCode::LoadAccessFault);
return read_physical_memory<len>(physical_address);
```

6.32. read_physical_memory (builtin)

Read from physical memory.

Return Type	Bits<len>
Arguments	XReg paddr

6.33. set_mode

Set the current privilege mode to new_mode

Return Type	void
Arguments	PrivilegeMode new_mode

```
if (new_mode != current_mode) {
    notify_mode_change(new_mode, current_mode);
    current_mode = new_mode;
}
```

6.34. sext

Sign extend value starting at first_extended_bit.

Bits [XLEN-1:’first_extended_bit’] of the return value should get the value of bit (first_extended bit - 1).

Return Type	XReg
Arguments	XReg value, XReg first_extended_bit

```

if (first_extended_bit == XLEN) {
    return value;
} else {
    Bits<1> sign = value[first_extended_bit - 1];
    for (U32 i = XLEN - 1; i >= first_extended_bit; i--) {
        value[i] = sign;
    }
    return value;
}

```

6.35. stval_for

Given an exception code and a **legal** non-zero value for stval, returns the value to be written in stval considering implementation options

Return Type	XReg
Arguments	ExceptionCode exception_code, XReg tval

```

if (exception_code == ExceptionCode::Breakpoint) {
    return REPORT_VA_IN_STVAL_ON_BREAKPOINT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAddressMisaligned) {
    return REPORT_VA_IN_STVAL_ON_LOAD_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAddressMisaligned) {
    return REPORT_VA_IN_STVAL_ON_STORE_AMO_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAddressMisaligned) {
    return REPORT_VA_IN_STVAL_ON_INSTRUCTION_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAccessFault) {
    return REPORT_VA_IN_STVAL_ON_LOAD_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAccessFault) {
    return REPORT_VA_IN_STVAL_ON_STORE_AMO_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAccessFault) {
    return REPORT_VA_IN_STVAL_ON_INSTRUCTION_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadPageFault) {
    return REPORT_VA_IN_STVAL_ON_LOAD_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoPageFault) {
    return REPORT_VA_IN_STVAL_ON_STORE_AMO_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionPageFault) {
    return REPORT_VA_IN_STVAL_ON_INSTRUCTION_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::IllegalInstruction) {
    return REPORT_ENCODING_IN_STVAL_ON_ILLEGAL_INSTRUCTION ? tval : 0;
} else {
    return 0;
}

```

6.36. stval_readonly?

Returns whether or not CSR[stval] is read-only based on implementation options

Return Type	Boolean
Arguments	

```

if (implemented?(ExtensionName::S)) {
  return !(REPORT_VA_IN_STVAL_ON_BREAKPOINT || REPORT_VA_IN_STVAL_ON_LOAD_MISALIGNED
  || REPORT_VA_IN_STVAL_ON_STORE_AMO_MISALIGNED ||
REPORT_VA_IN_STVAL_ON_INSTRUCTION_MISALIGNED ||
REPORT_VA_IN_STVAL_ON_LOAD_ACCESS_FAULT ||
REPORT_VA_IN_STVAL_ON_STORE_AMO_ACCESS_FAULT ||
REPORT_VA_IN_STVAL_ON_INSTRUCTION_ACCESS_FAULT ||
REPORT_VA_IN_STVAL_ON_LOAD_PAGE_FAULT || REPORT_VA_IN_STVAL_ON_STORE_AMO_PAGE_FAULT ||
REPORT_VA_IN_STVAL_ON_INSTRUCTION_PAGE_FAULT ||
REPORT_ENCODING_IN_STVAL_ON_ILLEGAL_INSTRUCTION ||
REPORT_CAUSE_IN_STVAL_ON_SOFTWARE_CHECK || implemented?(ExtensionName::Sdext));
} else {
  return true;
}

```

6.37. translate

Translate a virtual address for a load, returning a physical address. May raise a Page Fault or Access Fault.

The final physical address is **not** access checked (for PMP, PMA, etc., violations).

Return Type	Bits<PHYS_ADDR_WIDTH>
Arguments	XReg vaddr, MemoryOperation op

```

SatpMode translation_mode = current_translation_mode();
XReg paddr;
if (implemented?(ExtensionName::H) && virtual_mode?()) {
  return 0;
} else {
  if (translation_mode == SatpMode::Bare) {
    paddr = vaddr;
  } else if (implemented?(ExtensionName::Sv32) && translation_mode == SatpMode::Sv32)
  {
    paddr = page_walk<32, 34, 32, 2>(vaddr, op);
  } else if (implemented?(ExtensionName::Sv39) && translation_mode == SatpMode::Sv39)
  {
    paddr = page_walk<39, 56, 64, 3>(vaddr, op);
  } else if (implemented?(ExtensionName::Sv48) && translation_mode == SatpMode::Sv48)
  {
    paddr = page_walk<48, 56, 64, 4>(vaddr, op);
  } else if (implemented?(ExtensionName::Sv57) && translation_mode == SatpMode::Sv57)
  {
    paddr = page_walk<57, 56, 64, 5>(vaddr, op);
  }
}

```

```
return paddr;
```

6.38. unpredictable (builtin)

Indicate that the hart has reached a state that is unpredictable because the RISC-V spec allows multiple behaviors. Generally, this will be a fatal condition to any emulation, since it is unclear what to do next.

The single argument *why* is a string describing why the hart entered an unpredictable state.

Return Type	void
Arguments	String why

6.39. virtual_mode?

Returns True if the current mode is virtual (VS or VU).

Return Type	Boolean
Arguments	

```
return (mode() == PrivilegeMode::VS) || (mode() == PrivilegeMode::VU);
```

6.40. vstval_for

Given an exception code and a **legal** non-zero value for vstval, returns the value to be written in vstval considering implementation options

Return Type	XReg
Arguments	ExceptionCode exception_code, XReg tval

```
if (exception_code == ExceptionCode::Breakpoint) {
    return REPORT_VA_IN_VSTVAL_ON_BREAKPOINT ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAddressMisaligned) {
    return REPORT_VA_IN_VSTVAL_ON_LOAD_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAddressMisaligned) {
    return REPORT_VA_IN_VSTVAL_ON_STORE_AMO_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAddressMisaligned) {
    return REPORT_VA_IN_VSTVAL_ON_INSTRUCTION_MISALIGNED ? tval : 0;
} else if (exception_code == ExceptionCode::LoadAccessFault) {
    return REPORT_VA_IN_VSTVAL_ON_LOAD_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoAccessFault) {
    return REPORT_VA_IN_VSTVAL_ON_STORE_AMO_ACCESS_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionAccessFault) {
    return REPORT_VA_IN_VSTVAL_ON_INSTRUCTION_ACCESS_FAULT ? tval : 0;
}
```

```

} else if (exception_code == ExceptionCode::LoadPageFault) {
    return REPORT_VA_IN_VSTVAL_ON_LOAD_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::StoreAmoPageFault) {
    return REPORT_VA_IN_VSTVAL_ON_STORE_AMO_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::InstructionPageFault) {
    return REPORT_VA_IN_VSTVAL_ON_INSTRUCTION_PAGE_FAULT ? tval : 0;
} else if (exception_code == ExceptionCode::IllegalInstruction) {
    return REPORT_ENCODING_IN_VSTVAL_ON_ILLEGAL_INSTRUCTION ? tval : 0;
} else {
    return 0;
}

```

6.41. vstval_readonly?

Returns whether or not CSR[vstval] is read-only based on implementation options

Return Type	Boolean
Arguments	

```

if (implemented?(ExtensionName::H)) {
    return !(REPORT_VA_IN_VSTVAL_ON_BREAKPOINT || REPORT_VA_IN_VSTVAL_ON_LOAD_MISALIGNED
    || REPORT_VA_IN_VSTVAL_ON_STORE_AMO_MISALIGNED ||
    REPORT_VA_IN_VSTVAL_ON_INSTRUCTION_MISALIGNED ||
    REPORT_VA_IN_VSTVAL_ON_LOAD_ACCESS_FAULT ||
    REPORT_VA_IN_VSTVAL_ON_STORE_AMO_ACCESS_FAULT ||
    REPORT_VA_IN_VSTVAL_ON_INSTRUCTION_ACCESS_FAULT ||
    REPORT_VA_IN_VSTVAL_ON_LOAD_PAGE_FAULT || REPORT_VA_IN_VSTVAL_ON_STORE_AMO_PAGE_FAULT
    || REPORT_VA_IN_VSTVAL_ON_INSTRUCTION_PAGE_FAULT ||
    REPORT_ENCODING_IN_VSTVAL_ON_ILLEGAL_INSTRUCTION ||
    REPORT_CAUSE_IN_VSTVAL_ON_SOFTWARE_CHECK || implemented?(ExtensionName::Sdext));
} else {
    return true;
}

```

6.42. write_memory

Write to virtual memory

Return Type	void
Arguments	XReg virtual_address, Bits<len> value

```

Boolean aligned = is_naturally_aligned<XLEN, len>(virtual_address);
XReg physical_address;
if (aligned) {
    write_memory_aligned<len>(virtual_address, value);
}
if (MAX_MISALIGNED_ATOMICITY_GRANULE_SIZE > 0) {

```

```

assert(MISALIGNED_LDST_EXCEPTION_PRIORITY == "low");
physical_address = (CSR[misa].S == 1) ? translate(virtual_address, MemoryOperation
::Write) : virtual_address;
if (misaligned_is_atomic<len>(physical_address)) {
    access_check<len>(physical_address, virtual_address, MemoryOperation::Write,
ExceptionCode::StoreAmoAccessFault);
    write_physical_memory<len>(physical_address, value);
}
}
if (!MISALIGNED_LDST) {
    if (MISALIGNED_LDST_EXCEPTION_PRIORITY == "low") {
        physical_address = (CSR[misa].S == 1) ? translate(virtual_address,
MemoryOperation::Write) : virtual_address;
        access_check<len>(physical_address, virtual_address, MemoryOperation::Write,
ExceptionCode::StoreAmoAccessFault);
    }
    raise(ExceptionCode::StoreAmoAddressMisaligned, virtual_address);
} else {
    if (MISALIGNED_SPLIT_STRATEGY == "by_byte") {
        for (U32 i = 0; i <= len; i++) {
            write_memory_aligned<8>(virtual_address + i, (value >> (8 * i))[7:0]);
        }
    } else if (MISALIGNED_SPLIT_STRATEGY == "custom") {
        unpredictable("An implementation is free to break a misaligned access any way,
leading to unpredictable behavior when any part of the misaligned access causes an
exception");
    }
}
}

```

6.43. write_memory_aligned

Write to virtual memory using a known aligned address.

Return Type	void
Arguments	XReg virtual_address, Bits<len> value

```

XReg physical_address;
physical_address = (CSR[misa].S == 1) ? translate(virtual_address, MemoryOperation
::Write) : virtual_address;
access_check<len>(physical_address, virtual_address, MemoryOperation::Write,
ExceptionCode::StoreAmoAccessFault);
write_physical_memory<len>(physical_address, value);

```

6.44. write_physical_memory (builtin)

Write to physical memory.

Return Type	void
-------------	------

Arguments	XReg paddr, Bits<len> value
------------------	-----------------------------

6.45. xlen

Returns the effective XLEN for the current privilege mode.

Return Type	Bits<8>
Arguments	

```

if (XLEN == 32) {
    return 32;
}
if (mode() == PrivilegeMode::M) {
    if (CSR[misa].MXL == $bits(XRegWidth::XLEN32)) {
        return 32;
    } else if (CSR[misa].MXL == $bits(XRegWidth::XLEN64)) {
        return 64;
    }
} else if (implemented?(ExtensionName::S) && mode() == PrivilegeMode::S) {
    if (CSR[mstatus].SXL == $bits(XRegWidth::XLEN32)) {
        return 32;
    } else if (CSR[mstatus].SXL == $bits(XRegWidth::XLEN64)) {
        return 64;
    }
} else if (implemented?(ExtensionName::U) && mode() == PrivilegeMode::U) {
    if (CSR[mstatus].UXL == $bits(XRegWidth::XLEN32)) {
        return 32;
    } else if (CSR[mstatus].UXL == $bits(XRegWidth::XLEN64)) {
        return 64;
    }
} else if (implemented?(ExtensionName::H) && mode() == PrivilegeMode::VS) {
    if (CSR[hstatus].VSXL == $bits(XRegWidth::XLEN32)) {
        return 32;
    } else if (CSR[hstatus].VSXL == $bits(XRegWidth::XLEN64)) {
        return 64;
    }
} else if (implemented?(ExtensionName::H) && mode() == PrivilegeMode::VU) {
    if (CSR[vsstatus].UXL == $bits(XRegWidth::XLEN32)) {
        return 32;
    } else if (CSR[vsstatus].UXL == $bits(XRegWidth::XLEN64)) {
        return 64;
    }
}
}

```