

CMOS 8-BIT SINGLE CHIP MICROCOMPUTER **S1C88** Core CPU Manual





SEIKO EPSON CORPORATION

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

The information of the product number change

Starting April 1, 2001, the product number has been changed as listed below. Please use the new product number when you place an order. For further information, please contact Epson sales representative.

Configuration of product number



*1: For details about tool types, see the tables below. (In some manuals, tool types are represented by one digit.)

*2: Actual versions are not written in the manuals.

Comparison table between new and previous number

S1C88 Family processors

Г	D · • • •			
L	Previous No.	New No.	Previous No.	New No.
ſ	E0C88104	S1C88104	E0C88365	S1C88365
	E0C88112	S1C88112	E0C88F360	S1C8F360
	E0C88308	S1C88308	E0C88408	S1C88408
	E0C88316	S1C88316	E0C88409	S1C88409
	E0C88317	S1C88317	E0C88816	S1C88816
	E0C88348	S1C88348	E0C88832	S1C88832
	E0C88P348	S1C8P348	E0C88862	S1C88862
	E0C88349	S1C88349	E0C88F816	S1C8F816

Comparison table between new and previous number of development tools

Development tools for the S1C88 Family

Previous No.	New No.		Previous No.	New No.		
88ISAIF	S5U1C88000H4		DEV88816	S5U1C88816D		
ADP88348	S5U1C88348X		DEV88832	S5U1C88832D		
ADP88360	S5U1C88360X		DEV88862	S5U1C88862D		
DEV88104	S5U1C88104D		DMT88348-DB	S5U1C88348T		
DEV88112	S5U1C88112D		ICE88UR	S5U1C88000H5		
DEV88308	S5U1C88308D		PRC88316	S5U1C88316P		
DEV88316	S5U1C88316D		PRC88348	S5U1C88348P		
DEV88317	S5U1C88317D		PRC88365	S5U1C88365P		
DEV88348	S5U1C88348D		PRC88409	S5U1C88409P		
DEV88365	S5U1C88365D		PRC88816	S5U1C88816P		
DEV88408	S5U1C88408D		SAP88	S5U1C88000S		
DEV88409	S5U1C88409D		URS88348	S5U1C88348Y		

Development tools for the S1C63/88 Family

Previous No.	New No.
ADS00002	S5U1C88000X1
GWH00002	S5U1C88000W2
URM00002	S5U1C88000W1

S1C88 Core CPU Manual

PREFACE

This manual explains the architecture, operation and instruction of the core CPU S1C88 of the CMOS 8-bit single chip microcomputer S1C88 Family.

Also, since the memory configuration and the peripheral circuit configuration is different for each device of the S1C88 Family, you should refer to the respective manuals for specific details other than the basic functions.

CONTENTS

1	OUTL	INE	1
	1.1	Features	1
	1.2	Instruction Set Features	1
	1.3	Block Diagram	1
	1.4	Input-Output Signal	
2	ARCH	HTECTURE	4
	2.1	Address Space and CPU Model	
	2.2	ALU and Registers	
		2.2.1 ALU	
		2.2.2 Register configuration	
		2.2.3 Flags	
		2.2.4 Complimentary operation and overflow	
		2.2.5 Decimal operation and unpack operation	
		2.2.6 Multiplication and division	
	2.3	Program Memory	
		2.3.1 Configuration of the program memory	
		2.3.2 PC (Program counter) and CB (Code bank register)	
		2.3.3 Bank management	
		2.3.4 Branch instruction	14
	2.4	Data Memory	
		2.4.1 Data memory configuration	
		2.4.2 Page registers EP, XP, YP	
		2.4.3 Stack	
		2.4.4 Memory mapped I/O	
3	CPU (OPERATION AND PROCESSING STATUS	21
	3.1	Timing Generator and Bus Control	
		3.1.1 Bus cycle	
		3.1.2 Wait state	22
	3.2	Outline of Processing Statuses	
	3.3	Reset Status	
	3.4	Program Execution Status	
	3.5	Exception Processing Status	
		3.5.1 Exception processing types and priority	
		3.5.2 Exception processing factor and vectors	
		3.5.3 Interrupts	
		3.5.4 Exception processing sequence	

3.6	Bus Authority Release Status	
3.7	Standby Status	
	3.7.1 HALT status	
	3.7.2 SLEEP status	
4 INSTR	RUCTION SETS	35
4.1	Addressing Mode	
4.2	Instruction Format	
4.3	Instruction Set List	
	4.3.1 Function classification	
	4.3.2 Symbol meanings	
	4.3.3 Instruction list by functions	
4.4	Detailed Explanation of Instructions	
APPEND	DIX A Operation Code Map	195
	B Instruction List by Addressing Mode	198
	C Instruction Index	210

1 OUTLINE

The S1C88 is the core CPU of the 8-bit single chip microcomputer S1C88 Family that utilizes original EPSON architecture. It has a maximum 16M bytes address space and high speed, abundant instruction sets. It handles a wide range of operating voltages and features low power consumption.

In addition, it has adopted a unified architecture and a peripheral circuit interface for its memory mapped I/O mode to flexibly meet future expansion of the S1C88 Family.

1.1 Features

The S1C88 boasts the below features.

Address space	Maximum 16M bytes
Instruction cycle	1-15 cycles (1 cycle = 2 clocks)
Instruction set	608 types
Register configuration	Data registers2Index registers3(One is used as a data register)Program counterStack pointerSystem condition flagCustomize condition flag
Exception processing factors	Reset, zero division and interrupt
Exception processing vectors	Maximum 128 vectors
Standby function	HALT/SLEEP
Peripheral circuit interface	Memory mapped I/O system

1.2 Instruction Set Features

- (1) It adopts high efficiency machine cycle plus high speed and abundant instruction sets.
- (2) Memory management can be done easily by 12 types of addressing modes.
- (3) It has effective 16 bit operation functions including address calculation.
- (4) It includes powerful decimal operation functions such as a decimal operation mode and pack/unpack instruction.
- (5) It supports the realization of various types of special service microcomputers through customized flag instructions.
- (6) It is composed of an instruction system that enables relocatable programming, thus permitting easy development of software libraries.

1.3 Block Diagram

Figure 1.3.1 shows the S1C88 block diagram.





1.4 Input-Output Signal

Tables 1.4.1 (a) and 1.4.1 (b) show the input/output signals between the S1C88 and the peripheral circuits.

Туре	Name	Signal name	I/O	Function	
Power	Power	VDD	Ι	Inputs the + side power.	
	Ground	Vss	Ι	Inputs the - side power (GND).	
Clock	Clock input	CLK	Ι	Inputs the system clock from the peripheral circuit.	
	Clock output	PK	0	Outputs the two phase divided signals to be generated from the system clock	
		PL		input to the CLK terminal as following phase.	
				PL ↓ 1 cycle ←	
Address bus	Address bus	A00-A23	0	A 24-bit address bus.	
Data bus	Data bus	D0-D7	I/O	An 8-bit bidirectional data bus.	
Bus control	Wait	WAIT	Ι	Controls the wait state insertion for the access time extension during	
signal				memory access. This control will become valid with LOW level input.	
	Read	RD	0	A memory (and peripheral circuit) read signal.	
				It shifts to LOW level during readout.	
	Write	WR	0	A memory (and peripheral circuit) write signal.	
				It shifts to LOW level during writing.	
	Read interrupt	RDIV	0	An interrupt vector address read signal.	
	vector address			It shifts to LOW level during readout of the vector address.	
System	Reset	SR	Ι	A LOW level input shifts the CPU into the reset status.	
control signal	Mode setting	MODE	Ι	Sets the CPU operation mode by means of the peripheral circuit.	
				LOW: Minimum mode	
				HIGH: Maximum mode	
	Customize	F0-F3	Ι	A status signal input by a peripheral circuit.	
	condition flag			The meaning of the signal differs depending on the peripheral circuit.	
	Micro sleep	USLP	0	The USLP is set to HIGH level 1 cycle prior to the CPU's entry into the	
				SLEEP status as a result of the SLP (SLEEP) instruction. The peripheral	
				circuit controls the oscillation stop based on this signal.	
	Bus authority	BREQ	Ι	This is the bus authority request signal when the peripheral circuit makes	
	request			a DMA transmission. LOW level input to this terminal causes the CPU to	
				release bus. The address bus, data bus and read/write signal shift to the high	
				impedance status.	
	Bus authority	BACK	0	This is response signal that indicates a bus authorization has been released	
	acknowledge			to the peripheral circuit. It shifts to LOW level when bus authorization has	
				been released.	
	Stack pointer	SPP0-SPP7	Ι	This is a page address of the stack pointer that is specified by the peripheral	
	page			circuit. When the stack pointer accesses the memory, this address is output	
				to the page section (AD16-AD23) of the address bus.	

Table 1.4.1(a) Input/output signal list (1)

Refer to Chapter 3, "CPU OPERATION AND PROCESSING STATUSES" for the timing of each signal and related information.

Туре	Name	Signal name	I/O	Function		
Interrupt	Non-maskable	NMI	Ι	This is an interrupt signal not permitting masking by the software.		
signal	interrupt			The input is sensed at the falling edge.		
	Interrupt	IRQ3	Ι	This is an interrupt signal permitting masking by the software.		
	request 3			The interrupt priority is level 3 and the input is sensed at a LOW level.		
	Interrupt	ĪRQ2	Ι	This is an interrupt signal permitting masking by the software.		
	request 2			The interrupt priority is level 2 and the input is sensed at a LOW level.		
	Interrupt	ĪRQ1	Ι	This is an interrupt signal permitting masking by the software.		
	request 1			The interrupt priority is level 1 and the input is sensed at a LOW level.		
	Interrupt mask	IMASK	Ι	This is an interrupt mask signal input by the peripheral circuit. When the		
				page section, etc. of the stack pointer configured on the peripheral circuit		
				section is accessed, LOW level is input to this terminal and the below		
				interrupt is masked.		
				$\overline{\text{NMI}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ2}}$, $\overline{\text{IRQ1}}$		
	Interrupt	IACK	0	This is a response signal that indicates that an interrupt request has been		
	acknowledge			received. It shifts to LOW level when an interrupt has been received.		
				The peripheral circuit receives this signal and holds the vector address.		
				This signal also shifts to LOW level when exceptional processing is executed		
				by reset and zero division.		
	Interrupt flag	IOF	0	A status of the interrupt flag (I0, I1) in the system condition flag (SC)		
		I1F		is output.		
Status signal	First operation	SYNC	0	This is a signal that becomes active when the CPU fetches the first operation		
	code fetch signal			code. It shifts to HIGH level during the bus cycle of the first operation code		
				fetch. The interrupt is sampled at the rising edge of this signal.		
	Stop signal	STOP	0	This is a signal that becomes low level when the CPU shifts into the		
				following status:		
				CPU stops by HALT instruction		
				CPU stops by SLP instruction		
				• The bus authorization has been released by LOW level input to the		
				BREQ terminal.		
	Data bus status	DBS0	0	This is a 2 bit status signal that indicates the data bus status as follows.		
		DBS1		DSB1 DSB0 State		
				0 0 High impedance		
				0 1 Interrupt vector address read		
				1 0 Memory write		
				1 1 Memory read		

Table 1.4.1(b) Input/output signal list (2)

Note: Input/output signals may differ from the above table, for example, a peripheral circuit signal may be added by each device of the S1C88 Family.

2 ARCHITECTURE

The S1C88 has a maximum 16M bytes address space and can thus respond to large scale applications. Here we will explain such points as this address space and memory control as well as the configuration of the registers.

2.1 Address Space and CPU Model

CPU models of the four types MODEL0 to MODEL3 are set in the S1C88 according to the size of the address space and whether or not there is a multiplication/division instruction. The differences in each model are as shown in Table 2.1.1 and have been designed to permit selection according to the microcomputer service and the scope of the application as per Table 2.1.1.

Either the minimum mode that makes the programming field a maximum 64K bytes or the maximum mode that makes it a maximum 8M bytes for MODEL2 and MODEL3 can be selected, depending on the MODE terminal setting of CPU. Figure 2.1.1 shows the memory map concept for each CPU model. The program memory is managed by dividing the bank for each 32K bytes and the data memory into one page for each 64K bytes.

See "2.3 Program Memory" and "2.4 Data Memory".

Note: The memory configuration varies for the respective devices of the S1C88 Family. Refer to the manual for each device.

Table	2.1.1	CPU	model
1 aoic	2.1.1	010	mouci

CPU	Address	Multiplication				
model	space	division instruction				
MODEL0	64K bytes	Not available				
MODEL1	64K bytes	Available				
MODEL2	16M bytes	Not available				
MODEL3	16M bytes	Available				

Table 2.1.2	Setting (of the d	operation	mode	(MODEL2/3)
10010 2.1.2	ocuing c	<i>j inc</i> i	speranon	mour	(modulu), 0)	,

MODE	Operation mode	Programming area
0	Minimum mode	Maximum 64K bytes
1	Maximum mode	Maximum 8M bytes

	MODEL0/1		MODEL2/3(I	minimum mode)	MODEL2/3(n	MODEL2/3(maximum mode)		
	ROM	RAM, peripheral I/O	ROM	RAM, peripheral I/C	ROM	RAM, peripheral I/O		
000000H 007FFFH 008000H 00FFFFH	Bank 0 (32K bytes) Bank 1 (32K bytes)	Page 0 (64K bytes)	Bank 0 (32K bytes)	Page 0 (64K bytes)	Bank 0 (32K bytes) Bank 1 (32K bytes)	Page 0 (64K bytes)		
010000H 017FFFH 018000H 01FFFFH			Bank X (32K bytes)	Page 1 (64K bytes)	Bank 2 (32K bytes) Bank 3 (32K bytes)	Page 1 (64K bytes)		
020000H : 7EFFFFH								
7F0000H 7F7FFFH 7F8000H 7FFFFFH				Page 127 (64K bytes)	Bank 254 (32K bytes) Bank 255 (32K bytes)	Page 127 (64K bytes)		
800000H 80FFFFH 810000H			Bank X is one optional bank from bank 1			Page 128 (64K bytes) Page 129		
81FFFFH 820000H			to bank 255	(64K bytes)		(64K bytes)		
: FEFFFFH								
FF0000H FFFFFFH				Page 255 (64K bytes)		Page 255 (64K bytes)		

Fig. 2.1.1 Memory map

2.2 ALU and Registers

2.2.1 ALU

The ALU (arithmetic and logic unit) performs the operation between the 8-bit and the 16-bit data stored in the two types of temporary registers TEMP 0 and TEMP 1. The ALU functions are as indicated in Table 2.2.1.1.

After having been stored in the 16-bit temporary register TEMP 2, the operation result is either stored in the register/memory or used as address data according to the operation instruction. In addition, the Z (zero) flag, C (carry) flag V (overflow) flag and N (negative) flag are set/reset according to the operation result.

See "2.2.3 Flags".

2.2.2 Register configuration

Figure 2.2.2.1 shows the register configuration of the S1C88.

Standard section (Common for MODEL0-MODEL3)



A and B registers

The A and B registers are respective 8-bit data registers and they perform data transfer and operation with other registers and/or data memories, transfer of immediate data and operations. They are respectively used independently for 8-bit transfer/operations and used in a BA pair that makes the B register the upper 8-bit for 16-bit transfer/operations.

HL register

The HL register is a 16-bit index register that is used for indirect addressing of the data memory (specification of the address within the page). It performs 16-bit data transfer and operations with other registers and/or memories.

Table 2.2.1.1 ALU operation functions					
Arithmetic	Arithmetic	16-bit			
function	instruction	operation			
Addition	ADD, ADC	0			
Subtraction	SUB, SBC	0			
Logical product	AND				
Logical sum	OR				
Exclusive OR	XOR				
Comparison	СР	0			
Bit test	BIT				
Increment/decrement	INC, DEC	0			
Multiplication	MLT				
Division	DIV				
Compliment	CPL, NEG				
Rotate	RL, RLC, RR, RRC				
Shift	SLA, SLL, SRA, SRL				
Pack/unpack	PACK, UPCK				
Code extension	SEP				





Fig. 2.2.2.1 Register configuration

It can also be used as a data register by splitting it into respective 8-bit H and L registers. In this case, the L register can also be used as a displacement at the time of indirect addressing by the IX and IY registers.

> See "2.4 Data Memory". See "4.1 Addressing Mode".

IX and IY registers

The IX and IY registers are respective 16-bit index registers that are used for indirect addressing of the data memory (specification of the address within the page). They perform 16-bit data transfer and/or operations with other registers and/or data memories.

> See "2.4 Data Memory". See "4.1 Addressing Mode".

PC (Program Counter)

The PC is a 16-bit counter register that does the addressing of the program memory and it indicates the following address to be executed.

See "2.3 Program Memory".

SP (Stack Pointer)

The SP is a 16-bit counter register that indicates the stack address (address within the stack page). It performs 16-bit data transfer and/or operations with the other registers and/or data memories.

See "2.4.3 Stack".

BR (Base Register)

The BR is an 8-bit index register and is used for upper 8-bit address specification within the page at the time of 8-bit absolute addressing (specifies the lower 8 bits with immediate data.).

See "4.1 Addressing Mode".

SC (System Condition Flag)

The SC is an 8-bit flag and is configured with Z, C, V and Z flags that indicate the operation result, D and U flags that set the operation mode, and I0 and I1 flags that set the interrupt priority level.

See "2.2.3 Flags".

CC (Customize Condition Flag)

The CC is a 4-bit flag that indicates the various types of statuses that are selected by the peripheral circuit. It is set/reset by the peripheral circuit and is used as a branch instruction condition.

See "2.2.3 Flags".

NB (New Code Bank Register)

The NB register is an 8-bit register that specifies the program memory bank. The NB register is set for the CPU models MODEL2 and MODEL3. See "2.3 Program Memory".

CB (Code Bank Register)

The CB register is an 8-bit register that indicates the currently selected bank of the program memory. When the data has been set to the NB register, the data is loaded into the CB register and a new bank is selected.

The CB register is set for the CPU models MODEL2 and MODEL3.

See "2.3 Program Memory".

EP, XP and YP (Expand Page Registers)

These registers are 8-bit registers that specify the data memory page.

The EP register is used at the time of indirect addressing by the HL register or absolute addressing by the immediate data.

The XP register and YP register are used at the time of indirect addressing by the IX register or indirect addressing by the IY register, respectively. These registers are set by the CPU models MODEL2 and MODEL3.

> See "2.4.2 Page registers EP, XP, YP". See "4.1 Addressing Mode".

2.2.3 Flags

The system condition flag (SC) that indicates such things as the operation result status within the CPU and the customize condition flag (CC) that indicates the peripheral circuit status are set for the S1C88.

System condition flag (SC)



Figure 2.2.3.1 indicates the system condition flags and is composed of the register SC that is configured by an 8-bit flag.

The system condition flags Z (zero), C (carrier), V (overflow) and N (negative) flags are set/reset according to the operation results and the I0 and I1 (interrupt) flags are set/reset by the interrupt. These flags can also be operated by the below instructions.

AND	SC,#nn	(Resets the optional flag)
OR	SC,#nn	(Sets the optional flag)
XOR	SC,#nn	(Inverts the optional flag)
LD	SC,#nn	(Flag write)
LD	SC,A	(Flag write)
POP	SC	(Flag return)
RETE		(Flag evacuation)

The Z, C, N and V flags are used for condition judgments at the time of conditional jump/call instruction execution for JRS instructions and/or CARS instructions.

See "4.4 Detailed Explanation of Instructions".

Here following the respective flags are explained.

(1) Z (zero) flag

The Z flag is set to '1' when the arithmetic instruction execution result has become '0' and is set at '0' when the result is other than '0'.

(2) C (carry) flag

When a carry (carry from the most significant bit) has been generated by the execution of an addition instruction, or when a borrow (borrow to the most significant bit) has been generated by the execution of an addition instruction/ comparison instruction, the C flag is set to '1' and otherwise is set to '0'. However, the C flag will not vary depending on the execution of an 1 addition-subtraction instruction (INC and DEC instructions).

The C flag also varies according to the execution of the rotate/shift instruction. It is reset to '0' when multiplication-division

instructions (MLT and DIV instructions) have been executed.

(3) V (overflow) flag

The V flag is set to '1' when the result of the operation exceeds the range of the complementary representation by 8 bits or 16 bits and is reset to '0', when it is within the range. 8 bits become

-128–127 for the range of the complimentary representation and 16 bits become -32768–32767.

However, the V flag will not change according to the execution of an logic operation instruction (AND, OR and XOR instructions, excluding cases where the destination is SC) and a 1 increment-decrement instruction (INC and DEC instructions) even within an operation instruction. When a multiplication instruction (MLT instruction) has been executed, it is reset to '0'. When a division instruction (DIV instruction) has been executed, it is set to '1' when the quotient is exceeded the 8-bit data range. The V flag indicates the overflow of a complementary operation, in contrast to the fact that the C flag indicates an over (under) flow of an absolute value operation. When performing a complimentary operation that is likely to overflow, the V flag must be checked and the operation result corrected when it is '1'.

See "2.2.4 Complimentary operation and overflow".

(4) N (negative) flag

When the result of a performed operation is minus (The most significant bit is '1'), N flag is set to '1' and when it is plus (The most significant bit is '0'), N flag is reset to '0'. However, the N flag does not change according to the execution of an 1 increment-decrement instruction (INC and DEC instructions).

(5) D (decimal) flag

The D flag is the bit that sets the CPU such that it performs a decimal operation (The operation result is decimal corrected) at the time of execution of an 8-bit addition subtraction instruction. Setting it to '1' causes it to perform a decimal operation and it performs a hexadecimal operation at '0'.

See "2.2.5 Decimal operation and unpack operation".

(6) U (unpack) flag

The U flag is the bit that sets the CPU such that it performs an unpack operation (executes the operation for the upper 4 bits as '0') upon execution of an 8-bit addition-subtraction operation. Setting it to '1' causes it to perform a unpack operation and it performs a 8-bit operation at '0'.

See "2.2.5 Decimal operation and unpack operation".

(7) I0 and I1 (interrupt) flags

The I0 and I1 flags are the bits that set the interrupt priority level. The CPU accepts interrupts that are set higher level than interrupt priority level set with these two bits. Also when an interrupt is generated, it is automatically set to new value that it will mask the interrupts for that level and below.

See "3.5.3 Interrupts".

We have indicated the flags that change due to execution of an instruction by " \uparrow " in the instruction set lists and other documents. The D and U flags have a " \star " attached to them, indicating that those instructions permit decimal operations and unpack operations.

Customize condition flag (CC)



Fig. 2.2.3.2 Customize condition flag

The customize condition flags are as shown in Figure 2.2.3.2 and consist of the CC registers that are made up of 4-bit flags.

Each of the CC flags consist of the names F0–F3 and vary according to the signals that are input to the F0–F3 terminals of the S1C88 from the peripheral circuit. Since the signal indicating the status of the peripheral circuit is input here, the program can be branched according to the status of the peripheral circuit reflected for each flag. The S1C88 has been conceived to permit special purpose microcomputers to be created easily. The CC flag is used for condition judgment at the time of a conditional jump/call instruction execution of a JRS instruction and/or a CARS instruction.

See "4.4 Detailed Explanation of Instructions".

2.2.4 Complimentary operation

and overflow

Complementary representations are used within the S1C88 for the handling of minus data. Here following we will explain about operations using complimentary expressions and compliments.

Compliments

When a minus number is handled by the microcomputer a complimentary representation is generally used. Compliments contain two types of expressions, 1 compliment and 2 compliment type. Normally when referring simply to a compliment the 2 compliment type is indicated. In the S1C88 as well, a minus number is expressed by <u>2 compliments</u>.

Compliments of the optional number N are expressed by the following expression and the range where a 2 compliment representation is permissible is -128–127 in the case of 8 bits and -32768–32767 in the case of 16 bits. The range where a 1 compliment representation is possible is -127–127 in the case of 8 bits and -32767–32767 in the case of 16 bits.

When an complement representation is used, the most superior bit of the minus number must absolutely become '1', the content of the most superior bit is reflected in the N (negative) flag.

In addition, the "CPL" instruction (conversion to 1 compliment) and a "NEG" instruction (conversion to 2 compliments) are prepared for conversion of 8 bits data to compliment. The "SEP" instruction is prepared for expanding the 8 bit compliment to 16 bits.

Example: NEG instruction and SEP instruction

Instruction		B reg.	A reg.	N flag
LD	A,#127	0000 0000	0111 1111	0
NEG	А	0000 0000	1000 0001	1
SEP		1111 1111	1000 0001	1

- 2 compliment

8-bit $-N = 2^8 - N = 256 - N$ 127 = 0111 1111b 126 = 0111 1110b :
:
$2 = 0000 \ 0010b$
$1 = 0000\ 0001b$
0 = 0000 0000b
-1 = 1111 1111b (= 1 0000 0000b - 0000 0001b)
$-2 = 1111 \ 1110b (= 1 \ 0000 \ 0000b - 0000 \ 0010b)$
:
-127 = 1000 0001b (= 1 0000 0000b - 0111 1111b)
-128 = 1000 0000b (= 1 0000 0000b - 1000 0000b)
16-bit $-N = 2^{16} - N = 65536 - N$
32767 = 0111 1111 1111 1111b
32766 = 0111 1111 1111 1110b
:
$2 = 0000\ 0000\ 0000\ 0010b$
$1 = 0000\ 0000\ 0000\ 0001b$
$0 = 0000\ 0000\ 0000\ 0000b$
-1 = 1111 1111 1111 1111b
(= 1 0000 0000 0000 0000b - 0000 0000 0000
-2 = 1111 1111 1111 1110b
(= 1 0000 0000 0000 0000b - 0000 0000 0000
:
$-32767 = 1000\ 0000\ 0000\ 0001b$
(= 1 0000 0000 0000 0000b - 0111 1111 1111
-32768 = 1000 0000 0000 0000b
(= 1 0000 0000 0000 0000b - 1000 0000 0000

Compliment expression and V (overflow) flag

In the case of an operation by an absolute value such as an address operation, a correct operation result is obtained in the range of 0-255 with 8 bits and in the range of 0-65535 with 16 bits. When an overflow or an underflow has occurred due to an operation and it misses the range, the C (carrier) flag is set to '1'.

The correct operation result range when the operands have become compliments is -128–127 for 8 bits and -32768–32767 for 16 bits and whether operation result is correct or not cannot only be judged by the C flag. To perform this judgment, the V (overflow) flag is set and the V flag is set to '1', when it has exceeded the compliment representation range.

Since the ALU does not differentiate absolute operations and complementary operations, the setting/resetting of the C flag and V flag is done by whether or not the operation result is within the above mentioned range. Consequently, when the V flag may also be set to '1' for absolute value operations.

8-bit $-N = 2^8 - 1 - N = 255 - N (= \overline{N})$ = 0111 1111b 127 $126 = 0111 \ 1110b$ $= 0000 \ 0010b$ 2 1 $= 0000 \ 0001 b$ $= 0000 \ 0000b$ 0 = 1111 1110b (= 1111 1111b - 0000 0001b) -1 -2 = 1111 1101b (= 1111 1111b - 0000 0010b) -126 = 1000 0001b (= 1111 1111b - 0111 1110b) -127 = 1000 0000b (= 1111 1111b - 0111 1111b) 16-bit $-N = 2^{16} - 1 - N = 65535 - N (= \overline{N})$ 327677 = 0111 1111 1111 1111b 327666 = 0111 1111 1111 1110b $= 0000\ 0000\ 0000\ 0010b$ 2 $= 0000\ 0000\ 0000\ 0001b$ 1 $0 = 0000\ 0000\ 0000\ 0000b$ -1 = 1111 1111 1111 1110b -2 = 1111 1111 1111 1101b $-32766 = 1000\ 0000\ 0000\ 0001b$ $-32767 = 1000\ 0000\ 0000\ 0000b$

1 compliment

Since in this case the V flag has no meaning, the V flag must not be verified by the program. Since only a complimentary operation can judge an overflow by the V flag, you should judge it by whether or not the data handled by the application has an attached code.

Here following are indicated examples of 8-bit operations and the changes of the V and C flags resulting from their operation results.

Example:

Addition example (ADD A,B)

A reg.	B reg.	Result (A reg.)	V flag	C flag				
0101 1010	1010 0101	1111 1111	0	0	_			
0101 1011	1010 0101	0000 0000	0	1				
0101 1011	0010 0101	1000 0000	1	0				
Subtrac	ction exam	ple (SUB A,B)						
A reg.	B reg.	Result (A reg.)	V flag	C flag				
0101 1010	0101 1010	0000 0000	0	0	_			
0101 1010	0101 1011	1111 1111	0	1				
0101 1010	1101 1010	1000 0000	1	1				

2.2.5 Decimal operation

and unpack operation

When executing the below 8-bit arithmetic instructions on the S1C88, you can set it to perform decimal operations in addition to the normal hexadecimal operations, unpack operations and operations by combinations of these. These settings are done by the D (decimal) flag and the U (unpack) flag.

Arithmetic instructions permitting 10 decimal and unpack operations

ADD, ADC, SUB, SBC, NEG

They are all 8-bit arithmetic instructions and attaching a " \star " to the D flag and U flag sections in the instruction set list indicates that a decimal operation and unpack operation is possible.

Decimal operation

When the arithmetic instruction (ADD, ADC, SUB, SBC or NEG) has been executed in the status where the D flag is set to '1', a decimal operation can be done. The operation result is obtained by the BCD (binary-coded decimal) code.

When a decimal operation is done, an "OR SC,#00010000B" or similar instruction sets the D flag to '1' and the operands to BCD code prior to execution the arithmetic instruction. When the operands are not in BCD code, the correct result may sometimes not be obtained.

 \bullet SC flag at the time of a decimal operation Following execution of the decimal operation, the N/V/C/Z flags of the SC are set according to the operation result, as shown below.

- N: Always Reset (0)
- V: Always Reset (0)
- C: When there has been a carry from the 2-digit decimal value or a borrow to the 2-digit decimal value Set (1) When there has not been Reset (0)
- Z: When the operation result = 0 Set (1) When the operation result \neq 0 Reset (0)

Examples:

Instruction		Setting value		Result	SC				
		A reg.	B reg.	A reg.	Ν	V	С	Z	
ADD	A,B	55	28	83	0	0	0	0	
ADD	A,B	74	98	72	0	0	1	0	
SUB	A,B	55	55	00	0	0	0	1	
SUB	A,B	55	28	27	0	0	0	0	
SUB	A,B	74	98	76	0	0	1	0	
hits of operands are disregarded (considered as '0)									

bits of operands are disregarded (considered as '0) and the operation for the lower 4 bits alone is done.

Unpack operation

When executing an 8-bit arithmetic (ADD, ADC, SUB, SBC, NEG) instruction by setting the U flag to '1', you can perform the operation in the below indicated unpack format.

The unpack operation disregards the upper 4-bit data and performs the operation for the lower 4 bits alone. After execution, only the operation results for the lower 4 bits are output and '0' is output for the upper 4 bits.

Since the unpack operation stores 1 digit of data for the memory address, the digit matching of the operand can be done easily. (The digit matching in this case, becomes memory address pointing alone.)

<Example of ADD instruction>

	MSB	2^{4}	2 ³	LS	В	
	Undefine	d		Augend		Register or memory
+)	Undefine	d		Addend		Register or memory
	Ó		R	esult (sum))	Register or memory

• SC flag at the time of an unpack operation Since an unpack operation is only affects the lower 4-bit data, the SC flag also changes according to the operation result for the lower 4 bits. Following execution of the unpack operation, the N/V/C/Z flags of the SC are set according to the operation result, as shown below.

- N: When the 2^3 bit is '1' Set (1) When the 2^3 bit is '0' Reset (0)
- V: When it exceeds the 4-bit complementary range (-8 to 7) Set (1) When it is within the range Reset (0)
- C: When there has been a carry from the 2³ bit and a borrow to the 2³ bit Set (1)
 When there has not been Reset (0)
- Z: When the lower 4 bits = 0 Set (1) When the lower 4 bits $\neq 0$ Reset (0)

Example: ADD A,B

1	Example.		5						
	Setting	g value	Result	SC					
	A reg.	B reg.	A reg.	Ν	V	С	Ζ		
	20H	D0H	00H	0	0	0	1		
	2EH	53H	01H	0	0	1	0		
	C7H	52H	09H	1	1	0	0		

Auxiliary unpack operation instruction

"PACK" and "UPCK" instructions have been prepared that mutually convert the unpack format and the pack format (normal 8-bit data format), permitting easy format conversion.

PACK instruction:

Converts the unpack format data of the BA register into pack format and stores it in the A register.

Br	eg.	A r	eg.		A reg.		
*	m	*	n	\rightarrow	m	n	

Example: PACK instruction

Setting value	Result	SC					
BA reg.	A reg.	N V C Z					
38C4H	84H	Unchanged					

UPCK instruction:

Converts the 8-bit data of the A register into unpack format and stores it in the BA register.

	A reg.			Вr	A reg.					
	m	n	\rightarrow	0	m	0		n		
Example: UPCK instruction										
S	Setting value			Result			S	SC		
	A reg. E			3A reg.		N V C Z			Ζ	
	841	H		0804H		Unchanged			d	

2.2.6 Multiplication and division

The S1C88 MODEL1 and MODEL3 possess multiplication and division functions. In MODEL0 and MODEL2, these functions and the multiplication/division instructions explained below cannot be used.

Multiplication

Multiplication is done using the MLT instruction. When executing an MLT instruction, a L register \times A register operation is performed and the product is stored in the HL register. The N/V/C/Z flags of the SC are set as following according to this operation result.

N:	When the MSB of	
	the HL register (product) is '1'	Set (1)
	When it is '0'	Reset (0)
V:	Always	Reset (0)
C:	Always	Reset (0)
Z:	When the HL register (product))
	is 0000H	Set (1)
	When other than 0000H	Reset (0)

Here below are shown execution examples of the MLT instruction.

Example:			(Result: HL reg. = product)						
Se	tting	y value	Result		SC				
Lre	eg.	A reg.	HL reg.	Ν	V	С	Ζ		
00	Η	64H	0000H	0	0	0	1		
64	Н	58H	2260H	0	0	0	0		
C8	Н	58H	44C0H	0	0	0	0		
A5	н	93H	5EBFH	0	0	0	0		
C8	н	A5H	80E8H	1	0	0	0		

Since multiplication handles the above set value as 8-bit data without a sign and an operation without a sign is executed, the N flag that is set according to the operation result does not indicate a sign. Consequently, even when negative number are multiplied with each other such as $C8H \times A5H$ in the above mentioned example, the N flag may at times not be set to '0'.

Division

Division is done using the DIV instruction.

When executing the DIV instruction, an HL register ÷ A register operation is executed, the quotient being stored in the L register and the remainder in the H register.

When the quotient exceeds 8 bits, the V flag (overflow) is set and the content of the HL register is held by the preceding dividend.

When a DIV instruction is executed by setting the A register to '0', a zero division exception processing is generated.

The N/V/C/Z flags of the SC are set as follows, according to the result of this operation.

N:	When the MSB of	
	the L register (quotient) is '1'	Set (1)
	When it is '0'	Reset (0)
V:	When the quotient is not restricted	
	to 8 bits or less	Set (1)
	When it is restricted	Reset (0)
C:	Always	Reset (0)
Z:	When the L register (quotient) is 00H	Set (1)
	When it is other than 00H	Reset (0)

Examp	Example: SC operating examples						
Setting	value		S	С		Comment	
HL reg.	A reg.	Ν	V	С	Ζ		
nz	nz	¢	¢	0	¢		
0000H	nz	0	0	0	1		
nz	00H	1	1	0	0	Zero division exception	
0000H	00H	1	1	0	0	processing has occured	

nz indicates other than '0' of 8-bit or 16-bit data.

• Division and multiplication execution examples Below are indicated execution examples of DIV instructions.

Setting	value		Result			s	С	
HL reg.	A reg.	L reg.	H reg.	A reg.	Ν	V	С	Ζ
1A16H	64H	42H	4EH	64H	0	0	0	0
332CH	64H	83H	00H	64H	1	0	0	0
0000H	58H	00H	00H	58H	0	0	0	1
0301H	02H	01H	03H	02H	1	1	0	0
	(Resu	ılt: L reg	$g_{i} = quot$	ient, H r	eg. =	ren	nain	der)

Since the quotient exceeds 8 bits in the $0301H \div 02H$ in the above example, the value of the HL register is held and the result is not output. In cases such as this, it performs the division by separating the dividend into the upper 8 bits and the lower 8 bits as shown below.

<An execution example of 0301H ÷ 02H>

LD 1	HL,#0003H	[; D	ividend	l = uppe	er 8	bits		
	A,#02H	; D	ivisor					
DIV		; L	= quot	ient, H	= rei	maiı	nder	
LD	[hhll],L	; St	tores th	e quotie	ent			
		:	(upper	8 bits) i	nto	mer	nory	/
	L,#01H		ividend				5	
		;	= H re	gister +	upp	ber 8	bits	5
DIV		;						
Setting v	alue	F	Result			s	С	
HL reg. A	Areg. Lre	g.	H reg.	A reg.	Ν	V	С	Ζ
<u>0003H</u>	02H 01H	H	01H	02H	0	0	0	0
0101H	02H 80H	I	01H –	02H	1	0	0	0
				– Rema	inde	er: 0	1H	
		L		– Quoti	ent:	0	180	Н

2.3 Program Memory

2.3.1 Configuration of

the program memory

The first 8M bytes (address 000000H–7FFFFH) within the 16M byte of address space of the S1C88 are designed to be used as a programming field. However, since the address space is limited to a maximum 64K bytes for MODEL0 and MODEL1, the programming field is also limited to that or less.



Fig. 2.3.1.1 Configuration of program memory

The S1C88 has adopted a bank mapping system to manage memory that exceeds the 64K bytes logic space of the 8-bit CPU. The maximum 8M bytes program memory is respectively divided into 32K bytes banks from bank 0 up to bank 255.

They are laid out on the 64K bytes logic space, such that two banks logically continue as the address 0000H–FFFFH. It executes the program within that address space. The addressing within the logic space is done by the PC (program counter).

The bank 0 (address 000000H–007FFFH) as a common bank in the logic space address 000000H–007FFFH. It normally becomes fixed for this physical address. The address 000000H–0000FFH is allocated by the exception processing (such as interrupt) vector.

See "3.5.2 Exception processing factor and vectors".

Since the common area is fixed, there is no need to allocate an exception processing vector for each bank. General purpose subroutines can also be described into the common area. The selected bank is laid out by the CB (code bank) register in the latter half address 8000H–FFFFH bank area.

The banks that it lays out in this section can be optionally selected by the program. However, for MODEL0 and MODEL1, they are fixed in bank 1 and for the minimum modes of MODEL2 and MODEL3, they are fixed in one optionally selected bank.

2.3.2 PC (Program counter) and CB (Code bank register)

The PC (program counter) holds the program address to be executed. The PC content is the address within the 64K bytes logic space and it addresses as program memory logically continuing each 32K common area and bank area each that is not continued by a physical address.

The common area is fixed to bank 0 of the physical address, but one optional bank from among 256 banks can be selected for the bank area (MODEL2 and MODEL3).

CB (code bank) is the register that indicates the bank address (0–255) allocated to this bank area. The physical address that is output to the address bus to actually access the memory is created within the CPU as shown in Figure 2.3.2.1.





Bank area access (8000H-FFFFH)



Fig. 2.3.2.1 Logic address and physical address (MODEL2/3)

As shown in the figure, 15 bits excluding the most significant bit are output to the address bus within the 16-bit PC. Its content is output to the address bus A00-A14. The most significant bit of the PC indicates the common area at '0' and the bank area at '1', and this content determines whether or not it will output CB to the address bus. In the case of the common area, 00H is output to A15-A22 of the address bus and in the case of the bank area, the content 8 bits of the CB are output. A23 of the address bus is for the exclusive use of data memory area and it always outputs '0' at the time of maximum 8M byte program memory access. As indicated above, since the most significant bit of the PC is not output to the address bus, you should be aware of this at the time of system development.

The PC content is output as is for MODEL0 and MODEL1, because the address bus is 16 bits.

Value of program counter when "LD BA, PC" or "LD HL, PC" instruction is executed The instruction "LD BA. PC" and "LD HL. PC" load the current value of the program counter into the BA and HL registers, respectively. Remember that when the processor fetches one of these load instruction, it increments the program counter by two to point to next instruction. So when "LD BA, PC" or "LD HL, PC" is executed, the value of the program counter that is loaded is not the address of the load instruction, but the address of the instruction following it. In other words, PC = <Address of load instruction> + 2. For example, if the instruction "LD BA, PC" is at address 100H, 102H is loaded into the BA register.

2.3.3 Bank management

The execution of the program is basically limited to within the bank allocated to the logic space. The bank is only modified at the time of a branch instruction is executed when another bank is specified by a program.

Note: The CB will not be updated even if the PC count has been overflow by the program execution. It will be reexecuted from the beginning of the common area.

Here following we will explain the bank specification method and the operation during branch instruction execution.

In addition, the items indicated related to bank modification are summarized for only MODEL2 and MODEL3.

Bank setting at the time of resetting

At the time of the initial resetting, the CB is initialized to '1' and bank 1 is allocated to the bank area.

Since the common area is fixed to bank 0, the logic address becomes the same as the physical address. This setting is specified by another bank in the program and is not modified until the branching is actually executed by the branch instruction.

Bank specification

The CB that indicates the bank that has been selected cannot be directly modified by the program.

The NB (new code bank) register has been prepared for bank specification and it writes the bank address (0–255) of the branch address before executing the branch instruction.

LD	NB,A	(specified by the A register)
LD	NB,#bb	(specified by the 8-bit immediate data)

The content of the NB is loaded into the CB at the point where the branching is actually done by execution of the branch instruction there following and a new bank is selected for the bank area. When the conditions to not fit for a condition jump or the like, branching is not done and the content of the CB is conversely loaded into the NB. Consequently, it is set up, such that when it executes a branch instruction instead of setting the value for the NB, at that point it will branch into the logic space.



Fig. 2.3.3.1 Bank modification

2.3.4 Branch instruction

Branch instruction modifies the PC and CB to branch the program to an optional address. The types of branch instructions are classified as follows, according to their operation differences.

Table 2.3.4.1 Types of branch instructions					
Туре	Type Condition				
PC relative jump	Conditional	JRS, JRL, DJR			
	Unconditional				
Indirect jump	Unconditional	JP			
PC relative call	Conditional	CARS, CARL			
	Unconditional				
Indirect call	Unconditional	CALL			
Return	Unconditional	RET, RETS, RETE			
Software interrupt	Unconditional	INT			

Table 2.3.4.1 Types of branch instructions

There are unconditional branch instructions that also unconditionally branch into the respective above mentioned instructions and several types of conditional branch instructions that branch according to the flag status.

When the condition for a conditional branch instruction has not been met, it does not branch and instead executes the instruction following that branch instruction.

See "4.4 Detailed Explanation of Instructions".

PC relative jump instruction (JRS, JRL, DJR)

The PC relative jump is an instruction that adds the relative address that is specified by the operand for the PC and is branched to that address. It permits relocatable programming.

The relative address is a displacement from the address at branching to the branch destination address, and is specified by one or two bytes. The relative address that can be specified is the range of -128–127 where the "JRS" instruction is an 8-bit complementary and -32768–32767 where the "JRL" instruction is a 16-bit complementary. In addition, the branch destination address that is added to the PC becomes the logic address for this relative address.



Fig. 2.3.4.1 PC relative jump operation

It can be branched to another bank by prior setting of the NB, but the branch destination strictly cannot specify a physical address within the logic space.

Figure 2.3.4.1 shows the operation of the PC relative jump.

The "JRS" instruction is set by an unconditional jump and 20 types of conditional jump instructions.

The "JRL" instruction is set by an unconditional jump and 4 types of conditional jump instructions.

The "DJR NZ,rr" instruction does '1' subtraction of B register and when the corresponding result is other than '0', it executes the "JRS" unconditional jump instruction.

This instruction permits the simple entry of the repeat routine for that initial value portion making B register the counter.

Example: Wait routine for a 50 cycle time

LDB,#12;Sets the initial value for the B register (2 cycle)DJRNZ,\$;Repeats until the B register becomes '0' (48 cycle)

Indirect jump instruction (JP)

The indirect jump is the instruction that indirectly specifies branch destination address. The "JP [kk]" instruction loads the content of the address 00kk (kk = 00H–FFH, page is fixed at 0) of the memory into the lower 8 bits of the PC and loads the content of the address 00kk+1 of the memory into the upper 8 bits of the PC, then unconditionally branches into those addresses. The address 00kk it specifies here is set up as the vector field for exception processing and software interrupts. The "JP HL" instruction unconditionally branches the content of the HL register as an address. Since this instruction can convert operation results as they are into branch destination addresses, it is effective for such things as the creation of jump tables.

PC relative call instruction (CARS, CARL)

The PC relative call is the instruction that adds the relative address specified by the operand to the PC and calls subroutines from that address. The relative address is a displacement from the address at branching to the branch destination address, and is specified by one or two bytes. The relative address that can be indicated are the ranges -128–127 where the "CARS" instruction is an 8-bit complimentary indication and -32768–32767 where the "CARS" instruction is an 16-bit complimentary indication.

In addition, since this relative address is added to the PC, the branch destination banks becomes the logic address.

Branching to other addresses as well can be done by prior setting of the NB, but the branch destination strictly cannot specify a physical relative address within a logic space.

At the time of execution of a subroutine call, the PC value (top address of the instruction following the call instruction) is pushed into the stack as return information.

In the maximum mode of MODEL2/3, in addition to the PC value, the CB value is also pushed onto the stack. When returning from a subroutine, the program sequence returns to the bank where the subroutine was called. In the minimum mode of MODEL2/3, only the PC value is pushed onto the stack, as with MODEL0/1. Consequently, program memory of 64K bytes or more cannot be used. Figure 2.3.4.2 shows the PC relative call operation.

The "CARS" instruction is set by an unconditional call and 20 types of conditional call instructions. The "CARL" instruction is set by an unconditional call and 4 types of conditional call instructions.



Fig. 2.3.4.2 PC relative call operation

Indirect call instruction (CALL)

The indirect call is a call instruction that indirectly specifies the subroutine address.

The "CALL [hhll]" instruction loads the content of the memory address hhll (hhll = 0000H–FFFFH, page is specified by EP register) into the lower 8 bits of the PC and loads the content of the memory address hhll+1 into the upper 8 bits of the PC to unconditionally call the subroutines for those addresses. At the time of execution of a subroutine call, the PC value (top address of the instruction following the call instruction) and the CB value (in case of the MODEL2/3 maximum mode) are pushed into the stack as return information.

Return instructions (RET, RETS and RETE)

A return instruction is an instruction for returning to the routine called from the subroutine accessed by the call instruction. The return instruction pops the PC value (top address of the instruction following the call instruction) that was pushed onto the stack on executing the subroutine call to the program counter PC.

In the maximum mode of MODEL2/3, the CB value is also popped from the stack and the program returns to the bank where the subroutine was called.

In the minimum mode of MODEL2/3, only the PC value is popped, as with MODEL0/1. When the bank is changed at the time of the execution or after execution of the call instruction, return to the correct address is impossible even if the return instruction is executed.

The "RET" instruction returns the processing to the top address of the instruction following the call instruction with the return information as is. Since the "RETS" instruction returns by adding a '2' to the PC value of the return information, it can skip the 1 byte instruction following the call instruction.



Fig. 2.3.4.3 Return from subroutine

The "RETE" instruction is the return instruction exclusively for the software interrupt routine and exception processing routine and differs from the "RET" instruction in that the content of the SC (system condition flag) is contained in the return information.

See "3.5 Exceptional Processing Status".

Software interrupt instruction (INT)

The software interrupt instruction "INT [kk]" is an instruction that specifies the vector address of the address 00kk (kk = 00H–FFH, page is fixed at 0) to execute its interrupt routine. It is a type of indirect call instruction, but the SC (system condition flag) is also pushed into the stack before branching. Consequently, the interrupt routines executed by this instruction must invariably return by the "RETE" instruction.

See "3.5 Exceptional Processing Status".

Value of program counter when relative branch instruction is executed

JRS, CARS and DJR instructions

The JRS, CARS and DJR instructions are signed 8-bit relative branch instructions in which relative address rr (-128 to 127) added to the current value of the program counter with sign to determine which address control is branched to. This branch address is given by following equation:

 $\langle Branch address \rangle = \langle Address of branch instruction \rangle + rr + (n - 1)$

n ... length of the branch instruction For example, if the instruction "JRS LE,rr" is at address 100H, branch address is set to 102H + rr.

JRL and CARL instructions

The JRL and CARL instructions are signed 16-bit relative branch instructions in which relative address qqrr (-32768 to 32767) added to the current value of the program counter with sign to determine which address control is branched to. This branch address is given by following equation:

<Branch address> = <Address of branch instruction> + qqrr + 2

For example, if the instruction "JRL C,qqrr" is at address 100H, branch address is set to 102H + qqrr.

2.4 Data Memory

2.4.1 Data memory configuration

Everything within the address space (maximum 16M bytes) of the S1C88, with the exception of the field it uses as program memory can be used as data memory.

RAM, display memory, I/O memory controlling the peripheral circuits and like memory is laid out in the data memory field.

The data memory is managed by making 64K bytes one page. Figure 2.4.1.1 shows the data memory configuration.

Since the address space is 64K bytes, it is not necessary to consider management by page for MODEL0/1. MODEL2/3 is configured with 255 pages (maximum).



Fig. 2.4.1.1 Data memory configuration



2.4.2 Page registers EP, XP, YP

The physical space of the data memory is logically delimited into 64K bytes of page. Consequently, the upper 8 bits of the physical address are managed as page sections and the lower 16 bits as logical addresses. The address specification within a page is done primarily by index register and immediate data according to the addressing mode. The 3 page registers EP, XP and YP are set for specification of the page sections in MODEL2 and MODEL3. They are appropriately used according to the addressing mode specification. Figure 2.4.2.1 shows the correspondence of the page registers with the addressing modes.

See "4.1 Addressing Mode".

2.4.3 Stack

The stack is memory that is accessed in the LIFO (Last In, First Out) format and in the S1C88 it is allocated to the RAM field of the data memory. When a subroutine call, exception processing (interrupt), or the like has been generated, the stack is used for register information evacuation by the CPU. In addition, it can effect such operations as register evacuation at an optional program location.

Here following we will describe the storing of data in a stack as "push" and the removal of stored data as "pop".

Stack pointer SP

Data is sequentially pushed from the uppermost address of the stack and, conversely, when data will be removed it is popped in order, from the last pushed data. The register that indicates the stack address that does this push and pop is the SP (stack pointer).

The SP is subtracts '1' (pre-decrement) by one byte data push and adds '1' (post-increment) by one byte data pop.



Fig. 2.4.3.1 Operation of stack

The stack position within the physical memory decided by the SPP0–SPP7 (stack pointer page) signal that is input to the core CPU from the peripheral circuit as a page address and when the stack is accessed, the content of the SPP0–SPP7 is output as is to the page section (A16–A23) of the address.

The address within that page is specified by SP. Generally, setting the address 0000H as the initial value of the SP causes the data to be sequentially pushed toward the lower address from the final address FFFFH of that page.

Note: Since the SP (stack pointer) is undefined at the time of the initial resetting, you should be sure to initialize using the program ("LD SP,**" instruction) before the stack is used.

Subroutine call and stack

When executing a call instruction, the top address of the instruction following the call instruction and the CB (in case of MODEL 2/3 maximum mode) are pushed into the stack as return addresses prior to the branching to the subroutine.

Return information that has been pushed into a stack is popped by execution of a return instruction and reset to PC and CB.

The type of nesting that calls another separate subroutine from within a subroutine is possible up to any level within the usable page memory allocated by the stack.



Fig. 2.4.3.2 Stack consumption at the time of a subroutine call execution

In the maximum mode of MODEL2/3, a subroutine call causes a 3 bytes (CB and PC) consumption of the stack. In the minimum mode of MODEL2/3 and MODEL0/1, it consumes a 2 bytes portion of PC, except for CB.

Exception processing and stack

The return information is pushed to the stack the same as for a subroutine call, at the time of an exception processing (such as interrupt) generation as well. An SC is included in the return information at this time, in addition to the return addresses PC and CB (in case of the MODEL2/3 maximum mode).



Fig. 2.4.3.3 Stack consumption when an exception processing is generated

In the maximum mode of MODEL2/3, the generation of an exception processing (such as interrupt) causes a 4 bytes (PC, CB and SC) consumption of the stack. In the minimum mode of MODEL2/3 and MODEL0/1, it consumes a 3 bytes portion of PC and SC, except for CB.

Other stack operations

The return information by the subroutine call or exception processing (such as interrupt) is automatically pushed, but the general purpose register is not pushed. When you want to return from the subroutine or exception processing routine, maintaining the contents of general purpose register as it was prior to branching, instructions to push and pop the contents of the register must be arranged at the beginning and end of the routine, respectively.

The push/pop of the register is done by the "PUSH" instruction and the "POP" instruction. The registers that can push/pop according to this instruction are as follows.

A, B, L, H, BR, SC, EP*, IP (XP and YP)*, BA, HL, IX, IY

Those with an asterisk "*" do not exist in MODEL0/1.

The "PUSH ALL"/"PUSH ALE" (for MODEL2/3) instruction that pushes all the above mentioned registers except for SC with 1 instruction and the "POP ALL"/"POP ALE" (for MODEL2/3) instruction that pops with 1 instruction have been prepared.

PUSH ALL = PUSH BA	POP ALL = POP BR
PUSH HL	POP IY
PUSH IX	POP IX
PUSH IY	POP IY
PUSH BR	POP BA
PUSH ALE = PUSH BA	POP ALE = POP IP
PUSH HL	POP EP
PUSH IX	POP BR
PUSH IY	POP IY
PUSH BR	POP IX
PUSH EP	POP HL
PUSH IP	POP BA

"ALL" in the operand is for MODEL0/1. "ALE" is for MODEL2/3, and expanded registers EP and IP (XP and YP) are also pushed/popped.

The storing of arguments transferred to subroutines and the like in stack field is often done for structured programming, however, instructions that control the SP without the use of the above mentioned "PUSH" and "POP" instructions and that permit easy direct access to stack field have also been prepared.

ADD, SUB, CP, INC, DEC, LD

Note: Since the stack is allocated to general purpose RAM, be careful not to overlap the data field and stack field.

2.4.4 Memory mapped I/O

The S1C88 Family makes the S1C88 the core CPU and builds in various types of circuits, such as input/output ports into its periphery. The S1C88 has adopted a memory mapped I/O system for controlling those various peripheral circuits and registers for handling the interchanges of control bits and data of the peripheral circuits has been laid out in the data memory field. The term I/O memory is used to differentiate this memory field from general purpose RAM, but since they have the page control and access methods in common as data memories, it can control peripheral circuit using normal memory access instructions.





Models with built-in LCD driver use part of the data memory as the display memory for segment data. Each bit of the display memory field corresponds 1 to 1 with the segment and the turning on/off of the bit causes the corresponding segment to light/go out.

The control of this segment can also be done by the normal memory access instruction.

Note: Depending on the model, there may be instances where part of the I/O memory and/or the display memory may be set up for writing only. In such cases, it is not possible effect direct bit control (read/ modify/write) of those sections by such means as arithmetic and logic operation instructions. When bit control is performed, a buffer storing the same contents in the R/W memory is secured, and the data must be modified in the buffer, then written it into primary memory.

Please refer to the various manuals of the S1C88 Family for details on the peripheral circuits, I/O memory and display memory.

3 CPU OPERATION AND PROCESSING STATUS

CPU operates in synchronising with the system clock. The CPU process also includes the various types of statuses such as the status that sequentially executes programs and the standby status. Here we will explain the various types of processing statuses including interrupts and the timing of the operations.

3.1 Timing Generator and Bus Control

First we will explain the clock and bus control on which the CPU operation is based.

3.1.1 Bus cycle

The timing generator of the S1C88 generates a two phase divided signal from the clock CLK that has been input and factors the CLK into states. One state becomes 1/2 cycle of the CLK. The one bus cycle that becomes the instruction execution unit is composed of four states.



Fig. 3.1.1.1 State and bus cycle

The numeric values indicated as cycles in the instruction set list indicate the number of bus cycles. In the S1C88, the data bus status in each bus cycle is output externally on the DBS0 and DBS1 signals as a 2 bit status. The peripheral circuit can easily effect such things as the directional control of the bus driver by means of this signal. The state of data bus indicated by DBS0 and DBS1 are as shown in Table 3.1.1.1.

DBS1	DBS0	State				
0	0	High impedance				
0	1	Interrupt vector address read				
1	0	Memory write				
1	1	Memory read				

Here following is indicated the timing chart for each bus status.

High impedance

During an internal register access, the data bus goes into high-impedance state. Both the read signal RD and the write signal WR are fixed to a high level, and the address bus outputs a dummy address during the bus cycle period.



Fig. 3.1.1.2 Bus cycle at the time of internal register access

Interrupt vector address read

The interrupt vector address is read from the data bus between the T2–T3 states.

At the time of this read, an interrupt vector address read dedicated signal $\overline{\text{RDIV}}$ is output, instead of a read signal $\overline{\text{RD}}$ not being output. The address bus outputs a dummy address during the bus cycle period.



Fig. 3.1.1.3 Bus cycle at time of the interrupt vector address read

Memory write

At the time of a memory write, written data is output to the data bus between T2–T4 states and the write signal \overline{WR} is output to the T3 state. The address bus outputs the target address during the bus cycle period.



Fig. 3.1.1.4 Bus cycle at the time of memory write

Memory read

At the time of memory reading, the read signal \overline{RD} between the T2–T3 states is output it reads the data on the data bus. The address bus outputs the target address during the bus cycle period.



Fig. 3.1.1.5 Bus cycle at the time of memory read

3.1.2 Wait state

The S1C88 can extend the bus cycle by inserting a wait state in order to precisely access the low speed device connected to the bus line.

The S1C88 has a function for inserting a WAIT for access time extensions as wait states and controls it by the input signal of the \overline{WAIT} terminal.

The $\overline{\text{WAIT}}$ signal is sampled at the CLK rising edge of the T3 state. When the $\overline{\text{WAIT}}$ signal at this time is low level, it inserts wait states Tw1 and Tw2 between T3 state and T4 state and extends the access time.

When the $\overline{\text{WAIT}}$ signal is high level, the wait state is not inserted.

The wait states Tw1 and Tw2 are continuously inserted while the WAIT signal is low level. The sampling for releasing the insertion of the wait state is done at the CLK rising edge of the Tw2 state and when the WAIT signal returns to high level, the following wait states are not inserted, but rather it begins the T4 state.

The wait state is inserted only when it accesses the devices connected on the memory space and is not inserted when it accesses the internal register. Below is shown the timing chart for wait insertion for each cycle of the interrupt vector address read, the memory write and the memory read.



Fig. 3.1.2.1 Wait insert of the interrupt vector address read cycle



Fig. 3.1.2.2 Wait insert of the memory write cycle



Fig. 3.1.2.3 Wait insert of the memory read cycle

3.2 Outline of Processing Statuses

The operations of the S1C88 can be classified by the content of their processing into five types, reset status, program execution status, exception processing status, bus authority release status and standby status. Table 3.2.1 shows the classification of the processing statuses and Figure 3.2.1 the status transition diagram.

	Table 3.2.1 Classification of the processing statuses				
Processing stat	tus	Outline			
Reset status		Status where the CPU is reset and stopped.			
Program execution statu	15	Status where the CPU successively executes programs.			
Exception processing st	atus	Transitive status where exception processing (fetching of a vector address, PC and SC evacua-			
		tion, setting of a branch address for the PC) is activated by an exception processing factor such			
		as a reset or interrupt.			
Bus authority release status		Status where an external bus is released by a bus authority request signal from outside.			
Standby status HALT S		Status where it stops the CPU and reduces power consumption.			
SLEEP Status where it stops the CPU and peripheral circuit and reduces power consumption.		Status where it stops the CPU and peripheral circuit and reduces power consumption.			



Fig. 3.2.1 Status transition diagram

3.3 Reset Status

The reset status indicates the status where the S1C88 is reset and stops. The S1C88 is reset by inputting a low level into the \overline{SR} terminal. Since the resetting is done out of synchronization with the CLK, it shifts from all the processing status to immediate reset status. Part of the internal registers are initialized by the reset. Table 3.3.1 indicates the initial set value of the register.

Figure 3.3.1 shows the reset status and the sequence following reset release.

The address bus, data bus and read/write signals become high impedance during the reset period when the \overline{SR} terminal is low level. However, since the address bus and read/write signals are pulled up within the CPU, a high level is output. Reset is released when the \overline{SR} terminal becomes high level and it starts the first bus cycle at the point where the falling edge of the CLK has been input twice. In this bus cycle, a dummy address is output to the address bus and the interrupt acknowledge IACK becomes enabled by the following bus cycle. As a result, this starts the exception processing for reset that loads the start address stored in the vector table into the PC (program counter) which is in undefined status. At this time it simultaneously also does the processing for loading the initial value 01H of the NB (new code bank register) into the CB (code bank register). As a result bank1 (008000H-00FFFFH) is selected for the bank area after resetting.

<u>After an initial reset, the program is executed from</u> <u>start address stored in 000000H–000001H of the</u> <u>memory.</u>

Bit Symbol Initial value Register name length Data register A Undefined Α 8 Data register B 8 Undefined в Index (data) register L L 8 Undefined Index (data) register H Η 8 Undefined Index register IX IX 16 Undefined Index register IY IY 16 Undefined Program counter PC 16 Undefined* Stack pointer SP 16 Undefined Base register BR 8 Undefined Zero flag Ζ 1 0 Carry flag С 0 1 Overflow flag V 1 0 Negative flag Ν 1 0 Decimal flag D 1 0 Unpack flag U 0 1 Interrupt flag 0 10 1 1 Interrupt flag 1 **I**1 1 1 New code bank register NB 8 01H CB 8 Undefined* Code bank register Expand page register EP 8 00H Expand page register for IX XP 8 00H Expand page register for IY YP 8 00H

Table 3.3.1 Initial set value of the internal registers

⁴ The value stored in the top of bank 0 (000000H– 000001H) is loaded into the PC by the reset exception processing. At the same time, the initial value 01H of the NB is loaded into the CB.

Registers NB, CB, EP, XP and YP are set for the MODEL2/3 and do not exist in the MODEL0/1.

Note: Use the program to initialize, if necessary, for registers that have not been initialized by resetting.



Fig. 3.3.1 Reset status and sequence following reset release

3.4 Program Execution Status

The program execution status indicates the status where the S1C88 successively executes programs. In the S1C88, the fetching of the first operation code of the instruction is done overlapping the last cycle of the immediately prior instruction. Consequently, the execution cycle for 1 instruction of the S1C88 begins either from the fetch cycle for the second op-code, the read cycle for the first operand or the first execution cycle (varies depending on the instruction) and terminates with the fetch cycle for the first op-code of the following instruction. 1 cycle instruction only becomes the fetch cycle of the first op-code of the following instruction. In addition, there are also instances where it shifts to the fetch cycle of the first op-code rather than interposing an execute cycle after an operand read cycle.

In the fetch cycle of the first op-code, the SYNC signal during that period becomes high level.

Figure 3.4.1 shows an example of the following program and instruction execution cycle in accordance with the conditions.

Program list						
001000 44 6E		LD	A,[BR:6EH]			
001002 CE 10	34	SUB	A,[IX+34H]			
001005 50		LD	L,A			
001006 69		LD	[HL],B			
Register an	ıd men	nory cond	litions			
В	=	7FH				
Н	=	81H				
BR	=	83H				
IX	=	8000H				
EP	' =	00H				
XP	' =	00H				
M(008034H)	=	27H				
M(00836EH)	=	9BH				



Fig. 3.4.1 Example of instruction execution cycle

3.5 Exception Processing Status

Exception processing status indicates a transition status where the S1C88 suspends normal program execution and changes the processing flow due to an exception processing factor such as an interrupt. Figure 3.5.1 shows the exception processing sequence.

Exception processing begins with the termination of the instruction cycle being executed at the time when an exception processing factor has occurred. As indicated in the exception processing flow, after evacuation of the return information for reopening the suspended routine into the stack, it loads the start address of the exception processing routine (processing routine set by the user) from the vector address corresponding to the exception processing factor into the PC, then branches to that processing routine. However, for reset exception processing, the return information is not evacuated. The transitive status up to the branching to the exception processing routine is the exception processing status and it returns to the normal program execution status after branching.

Exception processing routines created by the user take the subroutine format, however, since the SC is pushed into the stack, the return instruction invariably uses a "RETE" instruction. The "RETE" instruction causes the resumption of the execution of the routine suspended by the exception processing.



Fig. 3.5.1 Exception processing flow

3.5.1 Exception processing types and priority

Table 3.5.1.1 indicates the types of exception processing and priorities.

A priority order is set for the exception processing factors and when multiple factors have been generated at the same time, the exception processing having the highest priority is executed first. When a new exception processing factor has been generated for an exception processing status, a new exception processing is executed following the termination of the exception processing at that time (prior to the execution of an exception processing routine).

For example, when an $\overline{\text{NMI}}$ has been generated during $\overline{\text{IRQ3}}$ exception processing execution, sampling of the $\overline{\text{NMI}}$ is done at the final stage of the $\overline{\text{IRQ3}}$ exception processing, and the $\overline{\text{NMI}}$ processing routine created by the user is executed ahead of the $\overline{\text{IRQ3}}$ processing routine created by the user. The $\overline{\text{IRQ3}}$ processing routine is executed after the $\overline{\text{NMI}}$ processing routine has been terminated.

For this reason, the exception processing due to an interrupt has been set up such that an interrupt having a lower priority than that interrupt will be masked.

Since the exception processing by an INT instruction can be started by the program, a priority is not set.

Priority	Туре	Exception processing start timing	
High	Reset	Initial fetch cycle following change of \overline{SR} terminal from low level to high level	
\uparrow	Zero division	Immediately following DIV instruction when a DIV instruction (division) has been	
	Zero division	executed by divisor zero.	
		<non-maskable interrupt=""></non-maskable>	
	NMI	When an instruction or exception processing is terminated during execution at the	
		point where a falling edge has been input into the $\overline{\text{NMI}}$ terminal.	
		<interrupt 3="" request=""></interrupt>	
	IRQ3	When an instruction or exception processing is terminated during execution at the	
		point where a low level has been input into the $\overline{IRQ3}$ terminal.	
		<interrupt 2="" request=""></interrupt>	
	IRQ2	When an instruction or exception processing is terminated during execution at the	
		point where a low level has been input into the $\overline{IRQ2}$ terminal.	
		<interrupt 1="" request=""></interrupt>	
\downarrow	IRQ1	When an instruction or exception processing is terminated during execution at the	
Low		point where a low level has been input into the $\overline{IRQ1}$ terminal.	
None	INT instruction	<software interrupt=""></software>	
TONC	Invi instruction	Execution of the INT instruction	

Table 3.5.1.1 Types of exception processing and priorities

3.5.2 Exception processing factor and vectors

The start address of an exception processing routine is set as the vector for the vector address corresponding to each exception processing factor. This vector is loaded into the PC following exception processing and branched to the exception processing routine.

Table 3.5.2.1 shows the correspondence of the vector addresses with the exception processing factors.

The vectors are fixed at the 2 bytes address information that indicate the logic address, regardless of the CPU model. The bank for the exception processing routine cannot be specified even in the maximum mode of MODEL2/3. Consequently, it is necessary to set the start address of the exception processing routine to within the common area (000000H–007FFFH) in order to branch from multiple banks to a common exception processing routine.

The $\overline{IRQ1}$ to $\overline{IRQ3}$ vector addresses are set by a peripheral circuit. In case of an INT instruction, the instruction operand becomes the vector address as is and when other exception processing factors are also included, it reserves up to a maximum of 128 vectors.

Table 3.5.2.1 Correspondence of vector addresses with exception processing factors

I I SJ				
Exception		Vector address		
processing	Vector address	generation		
factor		source		
Reset	000000H-000001H	Within CPU		
Zero division	000002H-000003H	Within CPU		
NMI	000004H-000005H	Within CPU		
IRQ1-IRQ3	000006H-0000FFH	Peripheral circuit		
INT instruction	000000H-0000FFH	Instruction operand		

3.5.3 Interrupts

There are four types of interrupts $\overline{\text{NMI}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ2}}$ and $\overline{\text{IRQ1}}$ and they are respectively set by the interrupt priority levels indicated in Table 3.5.3.1.

Table 3.5.3.1 Interrupt levels

	- $ -$				
Priority	Interrupt priority level	Interrupt factor			
High	4	NMI			
↑	3	IRQ3			
\downarrow	2	IRQ2			
Low	1	IRQ1			

An interrupt can be masked (set such that an interrupt is not accepted) by the interrupt flags I0 and I1. When the interrupt priority level has been set to the 2 bits I0 and I1 by the program, only interrupts above that priority level will be accepted. Among them, the $\overline{\text{NMI}}$ of level 4 is always accepted regardless of the I0 and I1 settings. In addition, when exception processing is executed by the generation of an interrupt factor, I0 and I1 are set to same level of the accepted interrupt and interrupts of the same level or lower are masked. Since the setting of this mask is done after stack evacuation of the SC (system condition flag), the SC returns to its original status at the point where the interrupt processing routine has been terminated by an "RETE" instruction and the interrupt mask also returns to the original priority level. When you wish to enable multiple interrupts at the same level or lower by the interrupt processing routine, you should re-set the priority level within that routine.

Table 3.5.3.2 Interrupt mask settings

		1 0
l1	10	Acceptable interrupts
1	1	NMI
1	0	NMI, IRQ3
0	1	NMI, IRQ3, IRQ2
0	0	NMI, IRQ3, IRQ2, IRQ1

Table 3.5.3.3 IO and II following interrupt acceptance

A

l1	10
1	1
1	1
1	0
0	1
	1 1 1 1 0

Interrupts are disabled while the instruction to modify the contents of NB or SC is being executed. The exception processing of the interrupt generated during that period is started after the following instruction has been executed.

3.5.4 Exception processing sequence

Exception processing sampling is done at the rising edge of the SYNC signal (at the start of the first opcode fetch cycle of the instruction). When an exception processing factor has been generated here, the CPU outputs an interrupt acknowledge signal IACK and begins the exception processing. In case of the IRQ1–IRQ3 interrupts, the peripheral circuit that generated the interrupt receives the IACK signal then holds the vector address. Below are indicated the sequences of each exception processing.



Fig. 3.5.4.1 Exception processing sequence - reset -







Fig. 3.5.4.3 Exception processing sequence - NMI -






3.6 Bus Authority Release Status

The S1C88 has a function that releases the bus for the bus authority request from outside the CPU for such operations as DMA (direct memory access) transmission.

This status, which releases the bus by responding to an external request, is called the bus authority release status.

In the bus authority release status the address bus (A00–A23), the data bus (D0–D7) and the read/ write signal ($\overline{RD}/\overline{WR}$) become high impedance and the bus master (device external to the CPU that issued the bus authority release request) can directly access another device, such as memory, connected to the bus.

Figure 3.6.1 shows the bus authority release sequence from the program execution status. The device that becomes the bus master inputs the low level to the \overline{BREQ} terminal of the CPU, then requests a bus authority release.

The CPU for this signal samples twice, at the falling edge of the CLK of the T2 state (when WAIT has been inserted, the Tw1 state) and at the falling edge of the CLK of the T4 state, for each bus cycle. When the BREQ signal was a low level following the T2 state at the time of the sampling of the T4 state, the CPU suspends the instruction during execution in that bus cycle and sets the BACK signal to low level, then shifting to the bus authority release status. External bus master receives this BACK signal, then starts the bus control. In addition, the external bus master must maintain the BREQ signal to low level until the use of the bus from the bus authority release request terminates.

After shifting to the bus authority release status, the CPU inserts the Tz1 and Tz2 states and samples the \overline{BREQ} signal at the falling edge of the CLK of the Tz2 state. The Tz1/Tz2 states are continuously inserted until high level is detected by this sampling. When high level has been detected, the CPU returns the \overline{BACK} signal to high level at the rising edge of the CLK of the Tz2 state and immediately after that Tz2 state has terminated, it returns to the normal bus cycle, thus resuming the processing that had been suspended.

The bus authority release status can be inserted at the break-point of the bus cycle, in contrast to the aforementioned exception processing status can be inserted at the break-point of each instruction execution cycle.

However, during execution of the exception processing that outputs the \overline{IACK} signal, a bus release request will not be accepted as long as the \overline{IACK} signal is low level.

In the foregoing, we have explained about the shift from the program execution status to the bus authority release status, however, in the bus standby status as well it can shift from the HALT status to the bus authority release status. The fact that the sampling of the bus release request signal in the HALT status is done at the falling edge of the CLK of the Th2 state (described hereafter) differs from the program execution status.

Figure 3.6.2 shows the sequence of the bus authority release from the HALT status.



Fig. 3.6.1 Bus authority release sequence from program execution status



Fig. 3.6.2 Bus authority release sequence from the HALT status

3.7 Standby Status

The S1C88 has a function that stops the CPU operation and using it can greatly reduce power consumption. You can use this function to stop the CPU when there is no processing to be executed in the CPU, while there is an application program present. This is a standby status where the CPU has been stopped to shift it to low power consumption. This status, as explained below, is available in two types, a HALT status and a SLEEP status.

3.7.1 HALT status

Since only the CPU stops, you can switch to the HALT status using the "HALT" instruction. You can shift from the HALT status to the exception processing by the optional interrupts (NMI, IRQ1–IRQ3) and when restarted by an interrupt, a "RETE" instruction following execution of an exception processing routine causes it to resume program execution from the instruction following the "HALT" instruction. Since peripheral circuits such as oscillation circuit operate in the HALT status, it is not necessary to establish an interrupt circuit or the like for externally restarting a CPU of an MCU (S1C88 Family) and restarting can be done in an instant.

The content of registers and the like within the CPU at the point where the "HALT" instruction was executed are also held in the HALT status.

Figure 3.7.1.1 shows the sequence of shifting to the HALT status and restarting.

In the HALT status the Th1 and Th2 states are continuously inserted. During this period, interrupt sampling is done at the falling edge of the CLK of the Th2 state and the generation of an interrupt factor causes it to shift to immediate exception processing.



Fig. 3.7.1.1 Sequence of shifting to the HALT status and restarting

3.7.2 SLEEP status

The SLEEP status is the status where the operations of the peripheral circuits within the MCU and CPU stop and can be shifted to this status by the "SLP" instruction.

From the SLEEP status it can be shifted to the exception processing by a reset or an interrupt $(\overline{NMI}, \overline{IRQ1}-\overline{IRQ3})$ from outside the MCU. When restarted by an interrupt, the "RETE" instruction following the execution of an exception processing routine permits resumption of program execution from the instruction following the "SLP" instruction.

Power consumption in the SLEEP status can be greatly reduced in comparison with the the HALT status, because such peripheral circuits as the oscillation circuit are also stopped. However, since a safety period is needed for the oscillation circuit when restarting, it is effective when used for extended standby where instantaneous restarting is not necessary.

In the SLEEP status, as in the HALT status, the content at the time of execution of the "SLP" instruction is held for registers and the like within the CPU by impression of the rated voltage. Figure 3.7.2.1 shows the sequence of shifting to the SLEEP status and restarting.

When an external interrupt is generated in the SLEEP status, the peripheral circuit starts to operate and the oscillation circuit also begins to oscillate.

When the oscillation starts, the CLK input to the CPU is masked by the peripheral circuit and the input to the CPU is begun after a certain stable waiting time (several 10 msec–several sec) has elapsed. The CPU samples the interrupt at the falling edge of initially input CLK and starts exception processing.



Fig. 3.7.2.1 Sequence of the shift to the SLEEP status and restarting

4 INSTRUCTION SETS

The S1C88 offers high machine cycle efficiency as well as ample, high speed instruction sets. It has 608 instructions (MODEL3) that are designed as an instruction system permitting relocatable programming.

Here we will explain about the addressing modes for memory management and about the details of each instruction.

4.1 Addressing Mode

The S1C88 has the 12 types of addressing modes that are explained here following and the address specifications corresponding to the various statuses are done concisely and accurately.

The below explanation and examples are basically focused on the source side.

No.	Addressing mode
1	Immediate data addressing
2	Register direct addressing
3	Register indirect addressing
4	Register indirect addressing with displacement
5	Register indirect addressing with index register
6	8-bit absolute addressing
7	16-bit absolute addressing
8	8-bit indirect addressing
9	16-bit indirect addressing
10	Signed 8-bit PC relative addressing
11	Signed 16-bit PC relative addressing
12	Implied register addressing

Immediate data addressing

Immediate data addressing is the addressing mode when immediate data is used as the operation or transmission source data. It specifies the source operand of the instruction as direct source data with 8-bit immediate data and 16-bit immediate data following the "#".

The following symbols indicate the immediate data for notation of the instruction sets.

1	Table 4.1.2 Immediate da	ata symb	ools
Symbol	Use	Size	Range
#nn	General purpose data	8 bits	0-255
#hh	For BR setting	8 bits	0-255
#bb	For NB setting	8 bits	0-255
#pp	For page setting	8 bits	0-255
#mmnn	General purpose data	16 bits	0–65535



Fig. 4.1.1 Immediate data addressing

Register direct addressing

Register direct addressing is the addressing mode a register is specified as the source or destination. It uses a register name lower then the operand for the notation of the instruction set.

Type of register notations

8-bit: A, B, L, H, BR, SC, NB, EP, XP, YP 16-bit: BA, HL, IX, IY, PC, SP, IP (YP and XP)

It can only use MODEL2/3 for NB, EP, XP, YP and IP.

When it uses this mode for the source operand, the content of the specified register becomes the source data for the operation or transmission. When used for the destination operand, such operations as the storage of data and calculations can be done for that register.



Fig. 4.1.2 Register direct addressing

Register indirect addressing

The register indirect addressing is the addressing mode for accessing the data memory and it indirectly specifies the address of the data memory by means of the index register.

There are three types of index registers used for address specification, HL, IX and IY, and their content becomes the data memory address that is accessed.

For instruction sets, the index register names are surrounded by parentheses [] and are thus noted as [HL], [IX] and [IY].

When it uses this mode for the source operand, the content of the specified index register becomes the address of the data memory and the content stored in that address becomes the source data. When used for the destination operand, such operations as the storage of data and calculations can be done for the specified data memory.

In MODEL2/3, specification of the page section is also necessary and the expand page registers EP (for HL), XP (for IX) and YP (for IY) are used for this purpose.



Fig. 4.1.3 Register indirect addressing

Register indirect addressing with displacement

Register indirect addressing with displacement is the addressing mode for accessing the data memory and it specifies the data memory address by displacement with the register. The data memory address becomes the value resulting from the adding of the displacement (signed 8-bit data, -128–127) to the content of the specified register. The registers used for address specification are IX, IY and SP. They use the symbol dd for displacement by the signed 8-bit data and are noted as [IX+dd], [IY+dd] and [SP+dd]. When this mode has been used as the source operand, the value resulting from adding displacement to the content of the specified register becomes the data memory address and the content stored in that address becomes the source data. When used for the destination operand, such operations as the storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify the page section and the expand page registers XP (for IX) and YP (for IY) are used for this purpose. When using a SP (stack pointer), the content of the page register for the SP that is set for peripheral circuit of each model is used for the page specification.



Fig. 4.1.4 Register indirect addressing with displacement

Register indirect addressing with index register

Register indirect addressing with index register is the same mode as the register indirect addressing with displacement and uses content of the L register rather than 8-bit data for displacement. In this case, the content of the L register is handled as signed 8-bit data (-128–127). Index registers IX and IY are used for address

specification and the register used as displacement is fixed as the L register. [IX+L] and [IY+L] are noted for the instruction sets.

In MODEL2/3, specification of the page section as well is necessary and the expand page register XP (for IX) and YP (for IY) are used for this purpose.



Fig. 4.1.5 Register indirect addressing with index register

8-bit absolute addressing

8-bit absolute addressing is the addressing mode for accessing the data memory and it directly specifies the lower 8 bits of the address according to the 8-bit absolute address. The upper 8 bits of the address are indirectly specified by the BR register content.

It uses the symbol *ll* for the 8-bit absolute address that specifies the address and notes it as [BR:*ll*]. When this mode has been used as the source operand, the content stored in the data memory whose address has been specified becomes the source data, making the content of the BR register the upper 8 bits of the address and specified the 8bit absolute address as the lower 8 bits. When a destination operand has been used such operations as storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose.



Fig. 4.1.6 8-bit absolute addressing

16-bit absolute addressing

The 16-bit absolute addressing is an addressing mode for accessing the data memory and it directly specifies the address by 16-bit absolute addresses. The symbol hh*ll* is used for the 16-bit absolute address (0–65535) that performs the address specification for the instruction set and it is noted as [hh*ll*].

When this mode has been used as the source operand, the specified 16-bit absolute address becomes the direct data memory address and the content stored in that address becomes the source data. When a destination operand has been used such operations as storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose.



Fig. 4.1.7 16-bit absolute addressing

8-bit indirect addressing

8-bit indirect addressing is the addressing mode that uses the content of the vector field (000000H– 0000FFH) as the branch destination address for the branch instruction and it specifies the vector address with an 8-bit absolute address. It branches by loading the content of the specified memory address into the lower 8 bits of the PC (program counter) and the content of the following address into the upper 8 bits of the PC.

In MODEL2/3, the branch destination bank can also be selected by setting the NB register. The symbol kk is used for the 8-bit absolute address (0–255) that does the address specification and it is noted as [kk].

There are two types of instructions for this addressing mode, "JP [kk]" and "INT [kk]".



Fig. 4.1.8 8-bit indirect addressing

16-bit indirect addressing

16-bit indirect addressing is the addressing mode of the "CALL [hh//]" instruction and it indirectly specifies the branch destination address by the 16bit absolute address (0–65535). It branches the content of the specified data memory address to the lower 8 bits of the PC (program counter) and the content of the following address to the upper 8 bits of the PC.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose. The branch destination bank can also be selected by setting the NB register.



Fig. 4.1.9 16-bit indirect addressing

Signed 8-bit PC relative addressing

Signed 8-bit PC relative addressing is the addressing mode used by the branch instruction. A signed 8-bit PC relative value (-128–127) specified by an operand is added to the PC at that time and it branches to that address. The PC value at that time becomes as follows. 2 bytes instruction: PC = instruction top address + 13 bytes instruction: PC = instruction top address + 2

For notation of the instruction set, it uses the symbol rr for signed 8-bit PC relative address (-128–127).

In MODEL2/3, the branch destination bank can also be selected by setting the NB register.



Fig. 4.1.10 Signed 8-bit PC relative addressing

Signed 16-bit PC relative addressing

Signed 16-bit PC relative addressing is the addressing mode used by the branch instruction. A signed 16-bit PC relative value (-32768–32767) specified by an operand is added to the PC at that time and it branches to that address.

The PC value at that time becomes the instruction top address + 2.

For notation of the instruction set, it uses the symbol qqrr for signed 16-bit PC relative address (-32768–32767).

In MODEL2/3, the branch destination bank can also be selected by setting the NB register.



Fig. 4.1.11 Signed 16-bit PC relative addressing

Implied register addressing

The implied register addressing does not have an operand, but rather becomes the register direct addressing implicitly specified by the register. There are five types of instructions for this addressing mode, MLT, DIV, SEP, PACK and UPCK.

4.2 Instruction Format

One instruction of the S1C88 is configured as follows by a 1 byte to 4 bytes code.



Fig. 4.2.1 Instruction format

Op-code

The instruction set of the S1C88 has 608 types (MODEL3) of instructions and it cannot express all the instructions in 1 byte op-code (operation code). Hence, it makes CEH and CFH of the code into an expanded and uses it for the first op-code and expands the instruction by making the following 1 byte the second op-code. The 16-bit arithmetic/ transfer instructions and stack control instructions are expanded by using code CFH, and the other instructions are expanded by using code CEH.

The addressing mode for each instruction is specified by the lower 3 bits of the first op-code or second op-code. The instructions for register direct addressing, register indirect addressing, register indirect addressing with index register are composed of op-codes alone.

Operands

The instructions for 8-bit immediate data addressing, register indirect addressing with displacement, 8-bit absolute addressing (when the source has been specified by register), 8-bit indirect addressing and signed 8-bit PC relative addressing have 1 byte operand and the values specified by the 8-bit data as they are, become operands.

The instructions for 16-bit immediate data addressing, 8-bit absolute addressing (when the source has been specified by immediate data), 16-bit absolute addressing, 16-bit indirect addressing and signed 16-bit PC relative addressing have 2-byte operands and the lower 8 bits of the value specified by the 16-bit data becomes the first operand and the upper 8 bits becomes the second operand. (In case of the 8-bit absolute addressing, the address specification becomes the first operand and the immediate data becomes the second operand.)

4.3 Instruction Set List

Here has been provided a list classifying the instruction sets of the S1C88 by function. Since a list by addressing modes is also provided in the "APPENDIX," you should refer to them as necessary.

4.3.1 Function classification

Table 4.3.1.1 indicates the function classifications of the instructions.

Function classification	Mnemonic	Operation	Function classification	Mnemonic	Operation
8-bit arithmetic	ADD	Addition	Auxiliary	PACK	Pack
and logic	ADC	Addition with carry	operation	UPCK	Unpack
operation	SUB	Subtraction		SEP	Code extension
	SBC	Subtraction with carry	16-bit arithmetic	ADD	Addition
	AND	Logical product	operation	ADC	Addition with carry
	OR	Logical sum		SUB	Subtraction
	XOR	Exclusive OR		SBC	Subtraction with carry
	CP	Comparison		СР	Comparison
	BIT	Bit test		INC	1 increment
	INC	1 increment	16-bit transfer	DEC	1 decrement
	DEC	1 decrement	G. 1 . 1	LD	Load
	MLT	Multiplication	Stack control	EX	Word exchange Push
	DIV	Division	Branch	PUSH POP	
			Branch	JRS	Pop
	CPL	Complement of 1		JRS	Relative short jump
	NEG	Complement of 2		JP	Relative long jump Indirect jump
8-bit transfer	LD	Load		JP DJR	Loop
	EX	Byte exchange		CARS	Relative short call
	SWAP	Nibble exchange		CARS	Relative long call
Rotate/shift	RL	Rotate to left with carry		CALL	Indirect call
	RLC	Rotate to left		RET	Return
	RR	Rotate to right with carry		RETE	Exception processing return
	RRC	Rotate to right		RETS	Return and skip
	SLA	Arithmetic shift to left	System control	INT	Software interrupt
	SLL	Logical shift to left		NOP	No operation
	SRA	Arithmetic shift to right		HALT	Shifts to HALT status
	SRL	Logical shift to right		SLP	Shifts to SLEEP status

Table 4.3.1.1 Instruction function classifications

4.3.2 Symbol meanings

Table 4.3.2.1 indicates the meanings of the symbols used in the instruction list by function for the following items.

D · · ·	<i>Table 4.3.2.1 Sy</i>		
<u> </u>	r relationship		y relationship
А	Data register A	[HL]	Memory specified by HL register
A(H)	Upper 4 bits of A register	[HL](H)	Upper 4 bits of [HL]
A(L)	Lower 4 bits of A register	[HL](L)	Lower 4 bits of [HL]
В	Data register B	[HL]	Memory specified by HL register
BA	BA pair register	[IX]	Memory specified by IX register
Н	Data register H	[IX+dd]	Memory specified by IX register + dd
L	Data register L	[IX+L]	Memory specified by IX register + L register
HL	Index register HL	[IY]	Memory specified by IY register
IX	Index register IX	[IY+dd]	Memory specified by IY register + dd
IX(H)	Upper 8 bits of IX register	[IY+L]	Memory specified by IY register + L register
IX(L)	Lower 8 bits of IX register	[BR: <i>ll</i>]	Memory specified by BR register and "ll"
IY	Index register IY	[hh <i>ll</i>]	Memory specified by "hhll"
IY(H)	Upper 8 bits of IY register	[kk]	Vector specified by "kk"
IY(L)	Lower 8 bits of IY register	[SP]	Stack specified by SP
SP	Stack pointer SP	[SP+dd]	Stack specified by SP+ dd
BR	Base register BR	Flag re	ationship
SC	System condition flag SC	Z	Zero flag
CC	Customize condition flag CC	С	Carry flag
PC	Program counter PC	v	Overflow flag
PC(H)	Upper 8 bits of PC	Ν	Negative flag
PC(L)	Lower 8 bits of PC	D	Decimal flag
NB	New code bank register NB	U	Unpack flag
CB	Code bank register CB	IO	Interrupt flag 0
EP	Expand page register EP	I1	Interrupt flag 1
XP	Expand page register XP for IX	\$	Setting/resetting of flag
YP	Expand page register YP for IY	-	No change
IP	XP and YP register	0	Resetting of flag
Immedi	ate data	F0	Customize condition flag F0
nn	8-bit immediate data (unsigned)	F1	Customize condition flag F1
hh	Absolute address (upper 8 bits) setting data (unsigned)	F2	Customize condition flag F2
11	Absolute address (lower 8 bits) setting data (unsigned)	F3	Customize condition flag F3
рр	Page setting data (unsigned)	Calcula	tion operations and other
bb	Bank setting data (unsigned)	+	Addition
dd	Signed 8-bit displacement	-	Subtraction
rr	8-bit relative address setting data (signed)	*	Multiplication
kk	Vector address setting data (unsigned)	/	Division
mmnn	16-bit immediate data (unsigned)	^	Logical product
hh <i>ll</i>	16-bit absolute address setting data (unsigned)	\vee	Logical sum
qqrr	16-bit relative address setting data (signed)	\forall	Exclusive OR
-		*	Instruction permitting decimal and unpack operation

Table 4.3.2.1 Symbol meanings

4.3.3 Instruction list by functions

8-bit Trnsfer Instructions (1/3)

м	nemonic	Machine Code	Operation	Cycle	Byte		SC			Comment	Page
		Machine Code	Operation	Cycic	Dyic	11 I0 U	DN	IV	С	Z	i age
LD	A,A	40	A←A	1	1					-	115
	A,B	41	A←B	1	1			-	_	-	115
ĺ	A,L	42	A←L	1	1					-	115
ĺ	A,H	43	А←Н	1	1					-	115
ĺ	A,BR	CE,C0	A←BR	2	2				_	-	115
ĺ	A,SC	CE,C1	A←SC	2	2				_	-	115
ĺ	A,#nn	B0,nn	A←nn	2	2				_	-	122
ĺ	A,[BR: <i>ll</i>]	44, <i>ll</i>	$A \leftarrow [BR:ll]$	3	2				_	-	125
ĺ	A,[hh <i>ll</i>]	CE,D0,ll,hh	A←[hh <i>ll</i>]	5	4				-	-	127
	A,[HL]	45	A←[HL]	2	1					-	127
ĺ	A,[IX]	46	A←[IX]	2	1					-	129
ĺ	A,[IY]	47	A←[IY]	2	1					-	130
	A,[IX+dd]	CE,40,dd	A←[IX+dd]	4	3			_		-	132
ĺ	A,[IY+dd]	CE,41,dd	A←[IY+dd]	4	3			-		-	133
	A,[IX+L]	CE,42	A←[IX+L]	4	2				_	-	135
	A,[IY+L]	CE,43	A←[IY+L]	4	2				_	-	136
	A,NB	CE,C8	A←NB	2	2			-		-	116
ĺ	A,EP	CE,C9	A←EP	2	2				_	- MODEL2/3	116
ĺ	A,XP	CE,CA	A←XP	2	2			-		- only	116
ĺ	A,YP	CE,CB	A←YP	2	2					-	116
LD	B,A	48	B←A	1	1					_	115
ĺ	B,B	49	В←В	1	1					_	115
ĺ	B,L	4A	B←L	1	1					_	115
ĺ	B,H	4B	А←Н	1	1					_	115
ĺ	B,#nn	B1,nn	B←nn	2	2					_	122
ĺ	B,[BR: <i>ll</i>]	4C, <i>ll</i>	B←[BR: <i>ll</i>]	3	2					_	125
ĺ	B,[hh <i>ll</i>]	CE,D1,ll,hh	B←[hh <i>ll</i>]	5	4					_	127
ĺ	B,[HL]	4D	B←[HL]	2	1					_	127
	B,[IX]	4E	B←[IX]	2	1					_	129
	B,[IY]	4F	B←[IY]	2	1					-	130
	B,[IX+dd]	CE,48,dd	B←[IX+dd]	4	3					_	132
	B,[IY+dd]	CE,49,dd	B←[IY+dd]	4	3					_	133
	B,[IX+L]	CE,4A	B←[IX+L]	4	2					_	135
	B,[IY+L]	CE,4B	B←[IY+L]	4	2			_		_	136
LD	L,A	50	L←A	1	1			_		_	115
ĺ	L,B	51	L←B	1	1					_	115
ĺ	L,L	52	L←L	1	1					_	115
ĺ	L,H	53	L←H	1	1					_	115
ĺ	L,#nn	B2,nn	L←nn	2	2					_	122
ĺ	L,[BR: <i>ll</i>]	54,11	L←[BR: <i>ll</i>]	3	2						125
ĺ	L,[hh <i>ll</i>]	CE,D2,ll,hh	L←[hh <i>ll</i>]	5	4					_	127
	L,[HL]	55	L←[HL]	2	1				_	-	127
	L,[IX]	56	L←[IX]	2	1				_	-	129
	L,[IY]	57	L←[IY]	2	1					-	130
	L,[IX+dd]	CE,50,dd	L←[IX+dd]	4	3					-	132
	L,[IY+dd]	CE,51,dd	L←[IY+dd]	4	3					-	133
	L,[IX+L]	CE,52	L←[IX+L]	4	2					-	135
i	L,[IY+L]	CE,53	L←[IY+L]	4	2				_	_	136

* New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3. In MODEL0/1, instructions that access these registers cannot be used.

Mr	nemonic	Machine Code	Operation	Cycle	Byte	11 I0 U	SC D I		' C Z	Comment	Page
LD	H,A	58	Н←А	1	1		_ ·				115
	H,B	59	Н←В	1	1						115
	H,L	5A	H←L	1	1						115
	H,H	5B	Н←Н	1	1						115
	H,#nn	B3,nn	H←nn	2	2						122
	H,[BR: <i>ll</i>]	5C, <i>ll</i>	H←[BR: <i>ll</i>]	3	2						125
	H,[hh <i>ll</i>]	CE,D3,ll,hh	H←[hh <i>ll</i>]	5	4						127
	H,[HL]	5D	H←[HL]	2	1						127
	H,[IX]	5E	H←[IX]	2	1						129
	H,[IY]	5F	H←[IY]	2	1						130
	H,[IX+dd]	CE,58,dd	H←[IX+dd]	4	3						132
	H,[IY+dd]	CE,59,dd	H←[IY+dd]	4	3						133
	H,[IX+L]	CE,5A	H←[IX+L]	4	2						135
	H,[IY+L]	CE,5B	H←[IY+L]	4	2						136
LD	BR,A	CE,C2	BR←A	2	2						116
	BR,#hh	B4,hh	BR←hh	2	2						122
LD	SC,A	CE,C3	SC←A	3	2	↓ ↓ ↓	\$	¢	↓ ↓		116
	SC,#nn	9F,nn	SC←nn	3	2	↓ ↓ ↓	\$	¢	↓ ↓		122
LD	[BR: <i>ll</i>],A	78, <i>ll</i>	[BR: <i>ll</i>]←A	3	2						117
	[BR: <i>ll</i>],B	79, <i>ll</i>	[BR: <i>ll</i>]←B	3	2						117
	[BR: <i>ll</i>],L	7A, <i>ll</i>	[BR: <i>ll</i>]←L	3	2						117
	[BR: <i>ll</i>],H	7B, <i>ll</i>	[BR: <i>ll</i>]←H	3	2						117
	[BR: <i>ll</i>],#nn	DD, <i>ll</i> ,nn	[BR: <i>ll</i>]←nn	4	3						124
	[BR: <i>ll</i>],[HL]	7D, <i>ll</i>	[BR: <i>ll</i>]←[HL]	4	2						128
	[BR: <i>ll</i>],[IX]	7E, <i>ll</i>	[BR: <i>ll</i>]←[IX]	4	2						129
	[BR: <i>ll</i>],[IY]	7F, <i>ll</i>	[BR: <i>ll</i>]←[IY]	4	2		-				131
LD	[hh <i>ll</i>],A	CE,D4,ll,hh	[hh <i>ll</i>]←A	5	4						118
	[hh <i>ll</i>],B	CE,D5,ll,hh	[hh <i>ll</i>]←B	5	4						118
	[hh <i>ll</i>],L	CE,D6,ll,hh	[hh <i>ll</i>]←L	5	4						118
	[hh <i>ll</i>],H	CE,D7,ll,hh	[hh <i>ll</i>]←H	5	4		-				118
LD	[HL],A	68	[HL]←A	2	1						118
	[HL],B	69	[HL]←B	2	1						118
	[HL],L	6A	[HL]←L	2	1						118
	[HL],H	6B	[HL]←H	2	1						118
	[HL],#nn	B5,nn	[HL]←nn	3	2		-				124
	[HL],[BR: <i>ll</i>]	6C, <i>ll</i>	[HL]←[BR: <i>ll</i>]	4	2						126
	[HL],[HL]	6D	[HL]←[HL]	3	1		-				128
	[HL],[IX]	6E	[HL]←[IX]	3	1						129
	[HL],[IY]	6F	[HL]←[IY]	3	1						131
	[HL],[IX+dd]	CE,60,dd	[HL]←[IX+dd]	5	3		-				132
	[HL],[IY+dd]	CE,61,dd	[HL]←[IY+dd]	5	3						134
			[HL]←[IX+L]	5	2		-				135
	[HL],[IY+L]	CE,63	[HL]←[IY+L]	5	2						137
LD	[IX],A	60	[IX]←A	2	1		-				119
	[IX],B	61	[IX]←B	2	1		-				119
	[IX],L	62	[IX]←L	2	1						119
	[IX],H	63	[IX]←H	2	1						119
	[IX],#nn	B6,nn	[IX]←nn	3	2		_ ·				125

8-bit Trnsfer Instructions (2/3)

									S	С					
Mr	nemonic	Machine Code	Operation	Cycle	Byte	11 1	0 L	J			V	C	Z	Comment	Page
LD	[IX],[BR: <i>ll</i>]	64, <i>ll</i>	$[IX] \leftarrow [BR:ll]$	4	2	-		-	-	_	-	-			126
	[IX],[HL]	65	[IX]←[HL]	3	1	-		-	-	-	-	-			128
	[IX],[IX]	66	[IX]←[IX]	3	1	-		-	-	_	-	_			130
	[IX],[IY]	67	[IX]←[IY]	3	1	-		-	-	-	-	_			131
	[IX],[IX+dd]	CE,68,dd	[IX]←[IX+dd]	5	3	-		-	_	_	_	-			133
	[IX],[IY+dd]	CE,69,dd	[IX]←[IY+dd]	5	3	-		-	-	_	-	-			134
	[IX],[IX+L]	CE,6A	[IX]←[IX+L]	5	2	-		-	_	_	-	-			136
	[IX],[IY+L]	CE,6B	$[IX] \leftarrow [IY + L]$	5	2	-		-	-	-	-	-			137
LD	[IY],A	70	[IY]←A	2	1	-		-	-	_	-	-			119
	[IY],B	71	[IY]←B	2	1	-		-	_	_	_	-			119
	[IY],L	72	[IY]←L	2	1	-		-	-	_	-	-			119
	[IY],H	73	[IY]←H	2	1	-		-	-	_	-	_			119
	[IY],#nn	B7,nn	[IY]←nn	3	2	-		-	-	_	-	_			125
	[IY],[BR: <i>ll</i>]	74,11	[IY]←[BR: <i>ll</i>]	4	2	-		-	_	_	-	_			126
	[IY],[HL]	75	[IY]←[HL]	3	1	-		-	_	_	_	-			128
	[IY],[IX]	76	[IY]←[IX]	3	1	-		-	-	-	-	_			130
	[IY],[IY]	77	[IY]←[IY]	3	1	_		-	-	_	-	_			131
	[IY],[IX+dd]	CE,78,dd	[IY]←[IX+dd]	5	3	-		-	_	_	-	_			133
	[IY],[IY+dd]		[IY]←[IY+dd]	5	3	_		-	_	_	_	_			134
	[IY],[IX+L]	CE,7A	[IY]←[IX+L]	5	2	_		-	_	_	_	_			136
	[IY],[IY+L]	CE,7B	[IY]←[IY+L]	5	2	_		-	_	_	_	_			137
LD	[IX+dd],A	CE,44,dd	[IX+dd]←A	4	3	_		-	_	_	_	_			120
	[IX+dd],B	CE,4C,dd	[IX+dd]←B	4	3	_		-	_	_	_	_			120
	[IX+dd],L	CE,54,dd	[IX+dd]←L	4	3	_		-	_	_	_	_			120
	[IX+dd],H	CE,5C,dd	[IX+dd]←H	4	3	_		-	_	_	_	_			120
LD	[IY+dd],A	CE,45,dd	[IY+dd]←A	4	3	_		-	_	_	_	_			120
	[IY+dd],B	CE,4D,dd	[IY+dd]←B	4	3	_		-	_	_	_	_			120
	[IY+dd],L	CE,55,dd	[IY+dd]←L	4	3	_		-	_	_	_	_			120
	[IY+dd],H	CE,5D,dd	[IY+dd]←H	4	3	_		-	_	_	_	_			120
LD	[IX+L],A	CE,46	[IX+L]←A	4	2	_		-	_	_	_	_			121
	[IX+L],B	CE,4E	[IX+L]←B	4	2	_		-	_	_	_	_			121
	[IX+L],L	CE,56	[IX+L]←L	4	2	_		-	_	_	_	_			121
	[IX+L],H	CE,5E	[IX+L]←H	4	2	_		-	_	_	_	_			121
LD	[IY+L],A	CE,47	[IY+L]←A	4	2	_		-	_	_	_	_			121
	[IY+L],B	CE,4F	[IY+L]←B	4	2	_		-	_	_	-	_			121
	[IY+L],L	CE,57	[IY+L]←L	4	2	_		-	_	_	_	_			121
	[IY+L],H	CE,5F	[IY+L]←H	4	2	_		-	_	_	_	_			121
LD	NB,A	CE,CC	NB←A	3	2	_		-	_	_	_	_			117
	NB,#bb	CE,C4,bb	NB←bb	4	3	_		_	_	_	_	_		-	123
LD	EP,A	CE,CD	EP←A	2	2	_		_	_	_	_	_		-	117
	EP,#pp	CE,C5,pp	EP←pp	3	3	_		_	_	_	_	_		MODEL2/3	123
LD	XP,A	CE,CE	XP←A	2	2	_		-	_	_	_	_		only	117
	XP,#pp	CE,C6,pp	XP←pp	3	3	_		_	_	_	_	_		-	123
LD	YP,A	CE,CF	YP←A	2	2	_		_	_		_			1	117
	YP,#pp	CE,C7,pp	YP←pp	3	3	_		_	_	_	_	_		1	124
EX	А,В	CC	A↔B	2	1	_		_	_	_	_	_			105
	A,[HL]	CD	$A \leftrightarrow [HL]$	3	1	_		_	_		_	_		-	105
SWAP	A	F6	$A \leftrightarrow [\Pi L]$ $A(H) \leftrightarrow A(L)$	2	1	<u> </u>			_	_					188
	 [HL]	F7	$[HL](H) \leftrightarrow [HL](L)$	3	1	<u> </u>		_	_	_	_				188
	[['''_]	1.1	[IIL](Π)⇔[IIL](L)	3	1	I -		-	-	-	-	-		1	100

8-bit Trnsfer Instructions (3/3)

* New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3. In MODEL0/1, instructions that access these registers cannot be used.

N	Inemonic	Machine Code	Operation	Cycla	Byte				S	С				Comment	Page
IV			Operation	Cycle	Dyte	11	10	U	D	Ν	V	С	Z	Comment	raye
LD	BA,BA	CF,E0	BA←BA	2	2	-	-	-	-	-	-	_	-		138
	BA,HL	CF,E1	BA←HL	2	2	-	_	-	-	_	-	_	_		138
	BA,IX	CF,E2	BA←IX	2	2	-	_	-	-	_	-	_	_		138
	BA,IY	CF,E3	BA←IY	2	2	-	-	-	-	-	-	-	-		138
	BA,SP	CF,F8	BA←SP	2	2	-	_	_	-	_	_	_	_		138
	BA,PC	CF,F9	BA←PC+2	2	2	-	-	-	-	-	-	-	_		138
	BA,#mmnn	C4,nn,mm	BA←mmnn	3	3	-	_	-	-	-	-	-	-		143
	BA,[hh//]	B8, <i>ll</i> ,hh	A ($[hhll], B$ ($[hhll+1]$	5	3	-	-	-	-	-	-	_	_		144
	BA,[HL]	CF,C0	$A \leftarrow [HL], B \leftarrow [HL+1]$	5	2	-	-	-	-	-	-	-	-		145
	BA,[IX]	CF,D0	$A \leftarrow [IX], B \leftarrow [IX+1]$	5	2	-	_	_	-	_	-	_	-		146
	BA,[IY]	CF,D8	$A \leftarrow [IY], B \leftarrow [IY+1]$	5	2	-	-	-	-	-	-	-	-		146
	BA,[SP+dd]	CF,70,dd	$A \leftarrow [SP+dd], B \leftarrow [SP+dd+1]$	6	3	-	_	_	_	_	_	_	-		147
LD	HL,BA	CF,E4	HL←BA	2	2	-	_	-	_	_	_	_	-		138
	HL,HL	CF,E5	HL←HL	2	2	-	_	-	-	-	-	_	_		138
	HL,IX	CF,E6	HL←IX	2	2	-	_	_	_	_	_	_	_		138
	HL,IY	CF,E7	HL←IY	2	2	-	_	_	-	_	-	_	_		138
	HL,SP	CF,F4	HL←SP	2	2	-	_	-	-	_	-	_	_		139
	HL,PC	CF,F5	HL←PC+2	2	2	-	_	_	_	_	_	_	_		139
	HL,#mmnn	C5,nn,mm	HL←mmnn	3	3	-	_	_	_	_	-	_	_		143
	HL,[hh <i>ll</i>]	B9, <i>ll</i> ,hh	$L \leftarrow [hhll], H \leftarrow [hhll+1]$	5	3	-	_	_	-	_	-	_	_		144
	HL,[HL]	CF,C1	L←[HL], H←[HL+1]	5	2	-	_	_	-	_	-	_	_		145
	HL,[IX]	CF,D1	L←[IX], H←[IX+1]	5	2	-	_	_	-	_	-	_	_		146
	HL,[IY]	CF,D9	L←[IY], H←[IY+1]	5	2	-	_	-	_	_	_	_	-		146
	HL,[SP+dd]	CF,71,dd	L←[SP+dd], H←[SP+dd+1]	6	3	-	_	-	-	-	-	_	_		147
LD	IX,BA	CF,E8	IX←BA	2	2	-	_	_	_	_	_	_	-		138
	IX,HL	CF,E9	IX←HL	2	2	-	_	_	_	_	-	_	_		138
	IX,IX	CF,EA	IX←IX	2	2	-	_	_	_	_	_	_	_		138
	IX,IY	CF,EB	IX←IY	2	2	-	_	_	_	_	_	_	_		138
	IX,SP	CF,FA	IX←SP	2	2	-	_	-	-	_	-	_	-		139
	IX,#mmnn	C6,nn,mm	IX←mmnn	3	3	-	_	-	_	_	_	_	-		143
	IX,[hh//]	BA,ll,hh	IX(L) \leftarrow [hhll], IX(H) \leftarrow [hhll+1]	5	3	-	_	-	_	_	-	_	-		144
	IX,[HL]	CF,C2	IX(L)←[HL], IX(H)←[HL+1]	5	2	-	_	-	-	_	-	_	_		145
	IX,[IX]	CF,D2	$IX(L) \leftarrow [IX], IX(H) \leftarrow [IX+1]$	5	2	-	_	-	-	_	-	_	_		146
	IX,[IY]	CF,DA	$IX(L) \leftarrow [IY], IX(H) \leftarrow [IY+1]$	5	2	-	_	_	-	_	-	_	_		146
	IX,[SP+dd]	CF,72,dd	$IX(L) \leftarrow [SP+dd], IX(H) \leftarrow [SP+dd+1]$	6	3	-	_	_	_	_	_	_	_		147
LD	IY,BA	CF,EC	IY←BA	2	2	-	_	-	_	_	_	_	-		138
	IY,HL	CF,ED	IY←HL	2	2	-	_	_	_	_	_	_	_		138
	IY,IX	CF,EE	IY←IX	2	2	-	_	-	-	_	-	_	_		138
	IY,IY	CF,EF	IY←IY	2	2	-	_	-	-	_	-	_	_		138
	IY,SP	CF,FE	IY←SP	2	2	-	_	-	_	_	_	_	-		139
	IY,#mmnn	C7,nn,mm	IY←mmnn	3	3	-	_	_	-	_	-	_	_		143
	IY,[hh <i>ll</i>]	BB,//,hh	IY(L) \leftarrow [hhll], IY(H) \leftarrow [hhll+1]	5	3	-	_	_	_	_	_	_	_		144
	IY,[HL]	CF,C3	$IY_{(L)} \leftarrow [HL], IY_{(H)} \leftarrow [HL+1]$	5	2	-	_	_	_	_	_	_	_		145
	IY,[IX]	CF,D3	$IY(L) \leftarrow [IX], IY(H) \leftarrow [IX+1]$	5	2	-	_	_	_	_	_	_	_		146
	IY,[IY]	CF,DB	IY(L)←[IY], IY(H)←[IY+1]	5	2	-	_	_	-	_	-	_	_		146
	IY,[SP+dd]	CF,73,dd	$IY_{(L)} \leftarrow [SP+dd], IY_{(H)} \leftarrow [SP+dd+1]$	6	3	-	_	_	_	_	_	_	_		147
-						-									L

16-bit Trnsfer Instructions (1/2)

Mr	nemonic	Machine Code	Operation	Cycle	Byte	11	10	U		SC N	V	С	Z	Comment	Page
LD	SP,BA	CF,F0	SP←BA	2	2	-	-	-	-	-	-		-		140
	SP,[hhll]	CF,78,ll,hh	$SP(L) \leftarrow [hhll], SP(H) \leftarrow [hhll+1]$	6	4	-	-	_	_	-	-		-		145
	SP,HL	CF,F1	SP←HL	2	2	-	-	_	_	-	-		-		140
	SP,IX	CF,F2	SP←IX	2	2	-	-	-	-	-	-		-		140
	SP,IY	CF,F3	SP←IY	2	2	-	-	-	_	-	_		-		140
	SP,#mmnn	CF,6E,nn,mm	SP←mmnn	4	4	-	-	-	-	-	-		-		144
LD	[hh <i>ll</i>],BA	BC,ll,hh	[hh <i>ll</i>]←A, [hh <i>ll</i> +1]←B	5	3	-	-	-	-	-	-		-		140
	[hh <i>ll</i>],HL	BD,ll,hh	[hh <i>ll</i>]←L, [hh <i>ll</i> +1]←H	5	3	-	-	-	-	-	-		-		140
	[hh <i>ll</i>],IX	BE, <i>ll</i> ,hh	$[hhll] \leftarrow IX(L), [hhll+1] \leftarrow IX(H)$	5	3	-	-	-	_	-	—		-		140
	[hh <i>ll</i>],IY	BF,ll,hh	$[hhll] \leftarrow IY(L), [hhll+1] \leftarrow IY(H)$	5	3	-	-	-	-	-	-		-		140
	[hh <i>ll</i>],SP	CF,7C,ll,hh	$[hhll] \leftarrow SP(L), [hhll+1] \leftarrow SP(H)$	6	4	-	-	-	-	-	_		-		141
LD	[HL],BA	CF,C4	$[HL] \leftarrow A, [HL+1] \leftarrow B$	5	2	-	-	-	-	-	-		-		141
	[HL],HL	CF,C5	[HL]←L, [HL+1]←H	5	2	-	-	-	-	-	-		-		141
	[HL],IX	CF,C6	$[HL]{\leftarrow}IX({\rm L}), \ [HL{+1}]{\leftarrow}IX({\rm H})$	5	2	-	-	-	-	-	-		-		141
	[HL],IY	CF,C7	$[HL]{\leftarrow}IY{\scriptscriptstyle(L)},\ [HL{+}1]{\leftarrow}IY{\scriptscriptstyle(H)}$	5	2	-	-	-	-	-	-		-		141
LD	[IX],BA	CF,D4	$[IX] \leftarrow A, [IX+1] \leftarrow B$	5	2	-	-	-	-	-	-		-		142
	[IX],HL	CF,D5	[IX]←L, [IX+1]←H	5	2	-	-	-	-	-	-		-		142
	[IX],IX	CF,D6	$[IX] {\leftarrow} IX(L), \ [IX{+}1] {\leftarrow} IX(H)$	5	2	-	-	-	-	-	-		-		142
	[IX],IY	CF,D7	$[IX]{\leftarrow}IY({\rm L}),\ [IX{+}1]{\leftarrow}IY({\rm H})$	5	2	-	-	-	-	-	—		-		142
LD	[IY],BA	CF,DC	$[IY] \leftarrow A, [IY+1] \leftarrow B$	5	2	-	-	-	-	-	-		-		142
	[IY],HL	CF,DD	[IY]←L, [IY+1]←H	5	2	-	-	-	-	-	-		-		142
	[IY],IX	CF,DE	$[IY] {\leftarrow} IX(L), \ [IY{+}1] {\leftarrow} IX(H)$	5	2	-	-	-	-	-	-		-		142
	[IY],IY	CF,DF	$[IY] {\leftarrow} IY({\rm L}), \ [IY{+}1] {\leftarrow} IY({\rm H})$	5	2	-	-	-	-	-	-		-		142
LD	[SP+dd],BA	CF,74,dd	$[SP+dd] \leftarrow A, [SP+dd+1] \leftarrow B$	6	3	-	-	-	-	-	-		-		143
	[SP+dd],HL	CF,75,dd	$[SP+dd] \leftarrow L, [SP+dd+1] \leftarrow H$	6	3	-	-	-	-	-	-		-		143
	[SP+dd],IX	CF,76,dd	$[SP{+}dd]{\leftarrow}IX{\scriptscriptstyle(L)},~[SP{+}dd{+}1]{\leftarrow}IX{\scriptscriptstyle(H)}$	6	3	-	-	-	-	-	-		-		143
	[SP+dd],IY	CF,77,dd	$[SP+dd]{\leftarrow}IY({\rm L}),~[SP+dd{+}1]{\leftarrow}IY({\rm H})$	6	3	-	-	-	-	-	-		-		143
EX	BA,HL	C8	BA↔HL	3	1	-	-	-	-	-	-		-		105
	BA,IX	C9	BA⇔IX	3	1	-	-	_	-	-	_		-		105
	BA,IY	CA	BA⇔IY	3	1	-	-	_	_	_	-		-		105
	BA,SP	СВ	BA⇔SP	3	1	-	-	-	-	-	-		-		105

16-bit Trnsfer Instructions (2/2)

N.4.	n e m e m i e	Mashina Cada	e Operation Cy	Cuelo	Duto				S	SC				Commont	Dogo
IVI	nemonic	Machine Code	Operation	Cycle	вуtе	11	10	U	D	Ν	V	С	Ζ	Comment	Page
ADD	A,A	00	A←A+A	2	1	-	_	*	*	\$	\$	\$	\uparrow		67
	A,B	01	A←A+B	2	1	-	-	*	*	\$	\$	\$	\$		67
	A,#nn	02,nn	A←A+nn	2	2			*				\$	\$		67
	A,[BR: <i>ll</i>]	04,11	$A \leftarrow A + [BR:ll]$	3	2	-	-	*	*	\$	\$	\$	\$		67
	A,[hh <i>ll</i>]	05, <i>ll</i> ,hh	$A \leftarrow A + [hhll]$	4	3			×				\$	\$		68
	A,[HL]	03	A←A+[HL]	2	1	-	_	*	*	\$	\$	\$	\$		68
	A,[IX]	06	A←A+[IX]	2	1	_	_	*	*	\$	\$	\$	\$		68
	A,[IY]	07	A←A+[IY]	2	1	_	_		*		\$	\$	\$		68
	A,[IX+dd]	CE,00,dd	A←A+[IX+dd]	4	3	_	_	*	*	\$	\$		\$		69
	A,[IY+dd]	CE,01,dd	A←A+[IY+dd]	4	3	-	_		*				\$		69
	A,[IX+L]	CE,02	A←A+[IX+L]	4	2	-	_	*	*	\$	\$	\$	\$		69
	A,[IY+L]	CE,03	A←A+[IY+L]	4	2	_		*				-	\$		69
	[HL],A	CE,04	[HL]←[HL]+A	4	2	-		*				, \$	\$		70
	[HL],#nn	CE,05,nn	[HL]←[HL]+nn	5	3			*				\$	\$		70
	[HL],[IX]	CE,06	[HL]←[HL]+[IX]	5	2	_	_		*			*	• \$		71
	[HL],[IY]	CE,07	[HL]←[HL]+[IY]	5	2	_	_		*			• \$	• \$		71
ADC	A,A	08	A←A+A+C	2	1	_	_		*			• \$	• \$		60
1.20	A,B	09	A←A+B+C	2	1	_	_		*			↓	↓ ↓		60
	A,#nn	0A,nn	A←A+nn+C	2	2		_		*				* \$		60
	A,[BR: <i>ll</i>]	0C, <i>ll</i>	$A \leftarrow A + [BR:ll] + C$	3	2		_		*				* \$		60
	A,[hh <i>ll</i>]	0C, <i>ll</i>	$A \leftarrow A + [hhll] + C$	4	3		_		*				* \$		61
	A,[HL]	0B, <i>u</i> ,m	$A \leftarrow A + [HL] + C$	2	1			*				↓ ↓	↓ ↓		61
	A,[IX]	0E	$A \leftarrow A + [IX] + C$ $A \leftarrow A + [IX] + C$	2	1	-		*				+ ↓	+ ↓		62
	A,[IX]	0E 0F	$A \leftarrow A + [IY] + C$	2	1			*				+ ↓	* \$		62
	A,[IX+dd]	CE,08,dd	$A \leftarrow A + [IX + dd] + C$	4	3	-		*				↓ ↓	+ ↓		62
	A,[IX+dd]	CE,09,dd	$A \leftarrow A + [IY + dd] + C$	4	3	-	_		*			+ ↓	* \$		62
	A,[IX+L]	CE,09,du CE,0A	$A \leftarrow A + [IX + L] + C$	4	2	-	_	*				+ ↓	↓ ↓		63
	A,[IX+L]	CE,0A CE,0B	$A \leftarrow A + [IY+L] + C$	4	2	-		*				+ ↓	+ ↓		63
	[HL],A	CE,0D CE,0C	$[HL] \leftarrow [HL] + A + C$	4	2		_		*				+ ↓		63
	[HL],#nn	CE,0C CE,0D,nn	$[HL] \leftarrow [HL] + nn + C$	5	3		_						+ ↓		64
		CE,0D,III CE,0E		5	2	-			*	-		↓ ↓	↓ ↓		64
	[HL],[IX]	CE,0E CE,0F	[HL]←[HL]+[IX]+C	5	2	-	-		*			↓ ↓	↓ ↓		64
SUB	[HL],[IY] A,A	10	[HL]←[HL]+[IY]+C	2	1	-	-	*	*	-		↓ ↓	+ ↓		180
306		10	A←A-A	2	1	-						↓ ↓	↓ ↓		180
	A,B A,#nn	11 12,nn	A←A-B	2	2	-	-		*			↓ ↓	+ ↓		180
		12,111	A←A-nn	3	2	-	_		*				↓ ↓		180
	A,[BR: <i>ll</i>]		$A \leftarrow A - [BR:ll]$		3	-	-								180
	A,[hh <i>ll</i>]	15, <i>ll</i> ,hh	$A \leftarrow A - [hhll]$	4		-					\$				-
	A,[HL]	13	A←A-[HL]	2	1	-	_				\$				181
	A,[IX]	16	$A \leftarrow A - [IX]$	2	1	-	-		*						181
	A,[IY]	17 CE 10.11	A←A-[IY]	2	1	-	-				\$				181
	A,[IX+dd]	CE,10,dd	A←A-[IX+dd]	4	3	-					¢				182
	A,[IY+dd]	CE,11,dd	A←A-[IY+dd]	4	3	-					<u></u>				182
	A,[IX+L]	CE,12	A←A-[IX+L]	4	2	-					\$				182
	A,[IY+L]	CE,13	A←A-[IY+L]	4	2	-		*					\$		182
	[HL],A	CE,14	[HL]←[HL]-A	4	2	-					\$				183
	[HL],#nn	CE,15,nn	[HL]←[HL]-nn	5	3	-		*				_			183
	[HL],[IX]	CE,16	[HL]←[HL]-[IX]	5	2	-					\$				184
	[HL],[IY]	CE,17	[HL]←[HL]-[IY]	5	2	-	-	*	*	Ĵ	\$	Ĵ	\$		184

8-bit Arithmetic and Logic Operation Instructions (1/4)

Mr	nemonic	Machine Code	Operation	Cycle	Byte	_				SC			Comment	Page
				-								С	Z	_
SBC	A,A	18	A←A-A-C	2	1	-					\$		\$	167
	A,B	19	A←A-B-C	2	1	_					\$		\$	167
	A,#nn	1A,nn	A←A-nn-C	2	2	_					\$		\$	167
	A,[BR: <i>ll</i>]	1C, <i>ll</i>	A←A-[BR: <i>ll</i>]-C	3	2		-						\$	167
	A,[hh <i>ll</i>]	1D, <i>ll</i> ,hh	A←A-[hh <i>ll</i>]-C	4	3		-					\$	\$	168
	A,[HL]	1B	A←A-[HL]-C	2	1		-					\$	\$	168
	A,[IX]	1E	A←A-[IX]-C	2	1	-	-					\$	\$	168
	A,[IY]	1F	A←A-[IY]-C	2	1	-	-					\$	\$	168
	A,[IX+dd]	CE,18,dd	A←A-[IX+dd]-C	4	3	-	-						\$	169
	A,[IY+dd]	CE,19,dd	A←A-[IY+dd]-C	4	3	-	-						\$	169
	A,[IX+L]	CE,1A	A←A-[IX+L]-C	4	2	-	-	★	*	· \$	\$		\$	169
	A,[IY+L]	CE,1B	A←A-[IY+L]-C	4	2		-					\$	\$	169
	[HL],A	CE,1C	[HL]←[HL]-A-C	4	2	-	-	★	*	· \$	\$	\$	\$	170
	[HL],#nn	CE,1D,nn	[HL]←[HL]-nn-C	5	3	-	-	★	*	· \$	\$	\$	\$	170
	[HL],[IX]	CE,1E	[HL]←[HL]-[IX]-C	5	2	-	-	★	*	· \$	\$	\$	\$	171
	[HL],[IY]	CE,1F	[HL]←[HL]-[IY]-C	5	2	-	-	★	*	· \$	\$	\$	\$	171
AND	A,A	20	A←A∧A	2	1	-	-	_	-	\$	-	-	\$	75
	A,B	21	A←A∧B	2	1	-	-	-	-	\$	_	-	\$	75
	A,#nn	22,nn	A←A∧nn	2	2	-	_	_	-	\$	_	-	\$	75
	A,[BR: <i>ll</i>]	24, <i>ll</i>	$A \leftarrow A \land [BR:ll]$	3	2	-	-	_	_	\$	_	-	\$	75
	A,[hh <i>ll</i>]	25, <i>ll</i> ,hh	$A \leftarrow A \land [hhll]$	4	3	-	-	_	_	\$	-	-	\$	76
	A,[HL]	23	A←A∧[HL]	2	1	-	_	_	_	\$	_	_	\$	76
	A,[IX]	26	A←A∧[IX]	2	1	-	-	_	_	\$	_	_	\$	76
	A,[IY]	27	A←A∧[IY]	2	1	-			_				\$	76
	A,[IX+dd]	CE,20,dd	A←A∧[IX+dd]	4	3	-	_			\$			\$	77
	A,[IY+dd]	CE,21,dd	A←A∧[IY+dd]	4	3	-	_	_	_	\$		_	\$	77
	A,[IX+L]	CE,22	A←A∧[IX+L]	4	2	_	_		_	<u> </u>			\$	77
	A,[IY+L]	CE,23	A←A∧[IY+L]	4	2	-	_	_	_	\$		_	\$	77
	B,#nn	CE,B0,nn	B←B∧nn	3	3	_	_	_	_			_	\$	78
	L,#nn	CE,B1,nn	L←L∧nn	3	3	_	-						\$	78
	H,#nn	CE,B2,nn	H←H∧nn	3	3	_	_					_	\$	78
	SC,#nn	9C,nn	SC←SC∧nn	3	2	Ţ			Ļ				↓	79
	[BR: <i>ll</i>],#nn	D8, <i>ll</i> ,nn	[BR: <i>ll</i>]←[BR: <i>ll</i>]∧nn	5	3				-			-	¢ ¢	79
	[HL],A	CE,24	[HL]←[HL]∧A	4	2	-		_	_	-			↓	79
	[HL],#nn	CE,25,nn	[HL]←[HL]∧nn	5	3	_	_	_	_				↓	80
	[HL],[IX]	CE,26	[HL]←[HL]∧[IX]	5	2	_	_	_	_			_	↓	80
	[HL],[IY]	CE,20 CE,27	[HL]←[HL]∧[IY]	5	2		_	_		¢		_	<u>↓</u>	80
OR	A,A	28	A←A∨A	2	1						_		↓	149
	A,B	29	A←A∨A A←A∨B	2	1	-	_	_	_		_		<u>+</u> ↓	149
	A,#nn	2) 2A,nn	A←A∨nn	2	2	-	_						↓	149
	A,[BR: <i>ll</i>]	2K,III 2C, <i>ll</i>		3	2	-				-	_		<u>+</u> ↓	150
		2C, <i>ll</i> 2D, <i>ll</i> ,hh	$A \leftarrow A \lor [BR:ll]$ $A \leftarrow A \lor [hhll]$	4	2	-	_				-		↓ ↓	150
	A,[hh <i>ll</i>] A,[HL]				-						_			-
		2B 2E	$A \leftarrow A \lor [HL]$	2	1	-	-	-	-	↓ 	_	-	↓ ↑	150
	A,[IX]	2E	$A \leftarrow A \lor [IX]$	2	1	-	-	-	_	+	-		¢ ↑	151
	A,[IY]	2F	A←A∨[IY]	2	1	-	-						↓	151
	A,[IX+dd]	CE,28,dd	A←A∨[IX+dd]	4	3	-						-	\$	151
	A,[IY+dd]	CE,29,dd	A←A∨[IY+dd]	4	3	-	-			-		-	↓	151
	A,[IX+L]	CE,2A	$A \leftarrow A \lor [IX+L]$	4	2	I - I	-	-	-	¢	-	-	\$	152

8-bit Arithmetic and Logic Operation Instructions (2/4)

М	nemonic	Machine Code	Operation	Cycle	Byto					S	С				Comment	Page
IVI	TIEITIOTIIC		Operation	Cycle	Бую	11	10	U	0)	Ν	V	С	Ζ	Comment	Faye
OR	A,[IY+L]	CE,2B	$A \leftarrow A \lor [IY+L]$	4	2	-	-	-	-	-	\$	-	-	\$		152
	B,#nn	CE,B4,nn	B←B∨nn	3	3	-	_	-	-	-	\$	-	-	\$		152
	L,#nn	CE,B5,nn	L←L∨nn	3	3	-	_	-	-	_	\$	-	-	\$		152
	H,#nn	CE,B6,nn	H←H∨nn	3	3	-	-	-	-	-	\$	-	-	\$		153
	SC,#nn	9D,nn	SC←SC∨nn	3	2	Î	Î	î	1	Î.	1	1	Î	1		153
	[BR: <i>ll</i>],#nn	D9,ll,nn	[BR: <i>ll</i>]←[BR: <i>ll</i>]∨nn	5	3	-	_	_	-	_	\$	_	_	\$		153
	[HL],A	CE,2C	[HL]←[HL]∨A	4	2	-	_	-	-	-	\$	-	-	\$		154
	[HL],#nn	CE,2D,nn	[HL]←[HL]∨nn	5	3	-	_	_	-	-	\$	_	_	\$		154
	[HL],[IX]	CE,2E	[HL]←[HL]∨[IX]	5	2	-	_	-	-	_	\$	-	-	\$		154
	[HL],[IY]	CE,2F	[HL]←[HL]∨[IY]	5	2	-	_	-	-	_	\$	-	-	\$		154
XOR	A,A	38	A←A∀A	2	1	-	_	-	-	_	\$	-	-	\$		189
	A,B	39	A←A∀B	2	1	-	_	_	-	_	\$	_	_	\$		189
	A,#nn	3A,nn	A←A∀nn	2	2	-	_	_	-	_	\$	_	_	\$		189
	A,[BR: <i>ll</i>]	3C, <i>ll</i>	$A \leftarrow A \forall [BR: ll]$	3	2	_	_	-	-	_	\$	_	_	\$		189
	A,[hh <i>ll</i>]	3D, <i>ll</i> ,hh	$A \leftarrow A \forall [hhll]$	4	3	-	_	_	-	_	\$	_	-	\$		190
	A,[HL]	3B	A←A∀[HL]	2	1	-	_	_	-	_	\$	_	_	\$		190
	A,[IX]	3E	A←A∀[IX]	2	1	_	_	_			\$	_	_	\$		190
	A,[IY]	3F	A←A∀[IY]	2	1	_	_	_			\$	_	_	\$		190
	A,[IX+dd]	CE,38,dd	A←A∀[IX+dd]	4	3	_	_	_	_	_		_	_	\$		191
	A,[IY+dd]	CE,39,dd	A←A∀[IY+dd]	4	3	_	_				\$	_	_	\$		191
	A,[IX+L]	CE,3A	A←A∀[IX+L]	4	2	_	_	_			\$	_	_	\$		191
	A,[IY+L]	CE,3B	A←A∀[IY+L]	4	2	_	_	_			¢	_	_	\$		191
	B,#nn	CE,B8,nn	B←B∀nn	3	3	_	_	_	_	_			_	\$		192
	L,#nn	CE,B9,nn	L←L∀nn	3	3	_		_			• \$	_	_	\$		192
	H,#nn	CE,BA,nn	H←H∀nn	3	3	_	_	_		_	¢ ¢	_	_	\$		192
	SC,#nn	9E,nn	SC←SC∀nn	3	2	î	1	¢			\$	\$	\$	\$		193
	[BR: <i>ll</i>],#nn	DA, <i>ll</i> ,nn	[BR: <i>ll</i>]←[BR: <i>ll</i>]∀nn	5	3	<u> </u>	•	-		_	÷.	-	•	↓		193
	[HL],A	CE,3C	[HL]←[HL]∀A	4	2	_		_			• \$		_	\$		193
	[HL],#nn	CE,3D,nn	[HL]←[HL]∀nn	5	3	_		_			• \$	_	_	• ↓		194
	[HL],[IX]	CE,3E	[HL]←[HL]∀[IX]	5	2	_		_			\$	_	_	\$		194
	[HL],[IY]	CE,3F	[HL]←[HL]∀[IY]	5	2	_	_	_	-	_	• ¢	_	_	\$		194
СР	A,A	30	A-A	2	1	_	_	-	_		\$	\$	\$	\$		90
0.	A,B	31	A-B	2	1	_	_	_	-	_	• \$	• \$	• \$	\$		90
	A,#nn	32,nn	A-nn	2	2	_	_	_		_	• \$	\$	• \$	• ↓		90
	A,[BR: <i>ll</i>]	34,11	A-[BR: <i>ll</i>]	3	2	_	_	_	_	_	\$	• ↓	• \$	• ↓		90
	A,[hh <i>ll</i>]	35, <i>ll</i> ,hh	A-[hh <i>ll</i>]	4	3	_	_	_	_	_	\$	\$	\$	\$		91
	A,[HL]	33	A-[HL]	2	1	_	_	_	_	_			\$	\$		91
	A,[IX]	36	A-[IX]	2	1	_	_	_	_			\$	\$	\$		92
	A,[IY]	37	A-[IY]	2	1			_			• \$	\$	\$	• ↓		92
	A,[IX+dd]	CE,30,dd	A-[IX+dd]	4	3			_			• \$	\$	\$	\$		92
	A,[IY+dd]	CE,31,dd	A-[IY+dd]	4	3	_	_	_		_	• ↑	• \$	• \$	\$		92
	A,[IX+L]	CE,32	A-[IX+L]	4	2	_	_	_	_	_	v ¢	\$	÷	\$		93
	A,[IX+L]	CE,32 CE,33	A-[IY+L]	4	2			_			* \$	* \$	↓ ↓	* \$		93
	B,#nn	CE,BC,nn	B-nn	3	3			_			+ ↓	+ ↓	+ ↓	+ ↓		93
	L,#nn	CE,BD,nn	L-nn	3	3			_			-	+	+ ↓	+ ↓		93 94
	H,#nn	CE,BE,nn	H-nn	3	3	E	-			_	+ ↓	+ ↓	+ ↓	+ ↓		94 94
	BR,#hh	CE,BE,hh	BR-hh	3	3	-	-	_		-	↓ ↓	↓ ↓	↓ ↓	↓ ↓		94 94
				4	3	-	_	_	_	_				↓ ↓		-
	[BR: <i>ll</i>],#nn	DB, <i>ll</i> ,nn	[BR: <i>ll</i>]-nn	4	3	-	-	-	-	_	¥	¥	¢	¥		95

8-bit Arithmetic and Logic Operation Instructions (3/4)

М	nemonic	Machine Code	Operation	Cycle	Byte				S	-			Comment	Page
			operation	Cych	Byte	11	10	U	D	Ν	۷	CZ		ruge
СР	[HL],A	CE,34	[HL]-A	3	2	-	-	-	_	\$	\$	\$		95
	[HL],#nn	CE,35,nn	[HL]-nn	4	3	-	-	-	-	\$	\$	\$		96
	[HL],[IX]	CE,36	[HL]-[IX]	4	2	-	_	-	-	\$	\$	\$		96
	[HL],[IY]	CE,37	[HL]-[IY]	4	2	-	-	-	-	\$	↕	\$		96
BIT	A,B	94	A∧B	2	1	-	-	-	-	\$	-	- :		81
	A,#nn	96,nn	A∧nn	2	2	-	-	-	_	\$	-			81
	B,#nn	97,nn	B∧nn	2	2	-	-	-	-	\$	-	- :	2	81
	[BR: <i>ll</i>],#nn	DC,ll,nn	[BR: <i>ll</i>]∧nn	4	3	-	-	-	-	\$	-	- 3		82
	[HL],#nn	95,nn	[HL]^nn	3	2	-	_	-	-	\$	-	- :	2	82
INC	А	80	A←A+1	2	1	-	-	-	-	-	-	- 3		106
	В	81	B←B+1	2	1	-	_	-	-	_	-	- :	2	106
	L	82	L←L+1	2	1	-	-	-	_	-	-	- 3		106
	Н	83	H←H+1	2	1	-	-	-	-	-	-	- 3		106
	BR	84	BR←BR+1	2	1	-	-	-	_	-	-	- 3		106
	[BR: <i>ll</i>]	85, <i>ll</i>	[BR: <i>ll</i>]←[BR: <i>ll</i>]+1	4	2	-	-	-	-	-	-	- :	2	107
	[HL]	86	[HL]←[HL]+1	3	1	-	-	-	_	-	-	- 3	2	107
DEC	А	88	A←A-1	2	1	-	-	-	-	-	-	- :		102
	В	89	B←B-1	2	1	-	_	-	-	_	-	- :		102
	L	8A	L←L-1	2	1	-	_	-	-	_	-	- :		102
	Н	8B	H←H-1	2	1	-	-	-	-	-	-	- 3		102
	BR	8C	BR←BR-1	2	1	-	-	-	_	-	-	- 3	2	102
	[BR: <i>ll</i>]	8D, <i>ll</i>	[BR: <i>ll</i>]←[BR: <i>ll</i>]-1	4	2	-	-	-	-	-	-	- :		102
	[HL]	8E	[HL]←[HL]-1	3	1	-	-	-	-	-	-	- 3		103
CPL	A	CE,A0	A←Ā	3	2	-	-	-	-	\$	-	- 3		101
	В	CE,A1	B←B	3	2	-	-	-	-	\$	-	- :	2	101
	[BR: <i>ll</i>]	CE,A2,ll	$[BR:ll] \leftarrow \overline{[BR:ll]}$	5	3	-	_	-	-	\$	-			101
	[HL]	CE,A3	[HL]←[HL]	4	2	-	-	-	-	\$	-	- :		101
NEG	A	CE,A4	А←0-А	3	2	-	_	\star	\star	\$	\$	¢ :		148
	В	CE,A5	В←0-В	3	2	-	_	\star	\star	\$	\$	\$;	148
	[BR: <i>ll</i>]	CE,A6,ll	[BR: <i>ll</i>]←0-[BR: <i>ll</i>]	5	3	-	_	★	\star	\$	\$	\$;	148
	[HL]	CE,A7	[HL]←0-[HL]	4	2	-	_	★	\star	\$	\$	\$;	148
MLT		CE,D8	HL←L*A	12	2	-	_	-	-	\$	0	0	MODEL1/3	147
DIV		CE,D9	L←HL/A, H←Remainder	13	2	-	-	-	-	\$	\$	0	only	104

8-bit Arithmetic and Logic Operation Instructions (4/4)

N/I	nemonic	Machine Code	Operation	Cyclo	Byte					SC				Comment	Page
IVII	lemonic		Operation	Cycle	Dyte	1	0	U	D	Ν	V	С	Ζ	Comment	Faye
ADD	BA,BA	CF,00	BA←BA+BA	4	2		_	-	-	\$	\$	\$	\$		71
	BA,HL	CF,01	BA←BA+HL	4	2	-	_	-	-	\$	\$	\$	¢		71
	BA,IX	CF,02	$BA \leftarrow BA + IX$	4	2	-	_	-	-	\$	\$	\$	\$		71
	BA,IY	CF,03	BA←BA+IY	4	2	-	_	_	_	\$	\$	\$	\$		71
	BA,#mmnn	C0,nn,mm	BA←BA+mmnn	3	3			—	_	\$	\$	\$	\$		72
	HL,BA	CF,20	HL←HL+BA	4	2	-	_	-	-	\$	\$	\$	\$		72
	HL,HL	CF,21	HL←HL+HL	4	2			—	_	\$	\$	\$	\$		72
	HL,IX	CF,22	HL←HL+IX	4	2		_	-	-	\$	\$	\$	\$		72
	HL,IY	CF,23	HL←HL+IY	4	2			_	_	\$	\$	\$	\$		72
	HL,#mmnn	C1,nn,mm	HL←HL+mmnn	3	3		_	—	_	\$	\$	\$	\$		72
	IX,BA	CF,40	IX←IX+BA	4	2		-	-	-	\$	\$	\$	\$		73
	IX,HL	CF,41	IX←IX+HL	4	2		_	-	_	\$	\$	\$	\$		73
	IX,#mmnn	C2,nn,mm	IX←IX+mmnn	3	3		_	-	-	\$	\$	\$	\$		73
	IY,BA	CF,42	IY←IY+BA	4	2	-	_	-	-	\$	\$	\$	\$		73
	IY,HL	CF,43	IY←IY+HL	4	2	-	_	_	_	\$	\$	\$	\$		73
	IY,#mmnn	C3,nn,mm	IY←IY+mmnn	3	3	_	-	-	-	\$	\$	\$	\$		74
	SP,BA	CF,44	SP←SP+BA	4	2	-	_	-	-	\$	\$	\$	\$		74
	SP,HL	CF,45	SP←SP+HL	4	2	-	_	-	-	\$	\$	\$	\$		74
	SP,#mmnn	CF,68,nn,mm	SP←SP+mmnn	4	4		_	_	_	\$	\$	\$	\$		74
ADC	BA,BA	CF,04	BA←BA+BA+C	4	2		_	_	_	\$	\$	\$	\$		65
	BA,HL	CF,05	BA←BA+HL+C	4	2		_	-	_	\$	\$	\$	\$		65
	BA,IX	CF,06	BA←BA+IX+C	4	2	_	_	-	_	\$	\$	\$	¢		65
	BA,IY	CF,07	BA←BA+IY+C	4	2		_	_	_	\$	\$	\$	\$		65
	BA,#mmnn	CF,60,nn,mm	BA←BA+mmnn+C	4	4		_	_	_	\$	\$	\$	\$		65
	HL,BA	CF,24	HL←HL+BA+C	4	2		_	_	_	\$	\$	\$	\$		66
	HL,HL	CF,25	HL←HL+HL+C	4	2		_	_	_	\$	\$	\$	\$		66
	HL,IX	CF,26	HL←HL+IX+C	4	2	_	_	_	_	\$	\$	\$	¢		66
	HL,IY	CF,27	HL←HL+IY+C	4	2		_	_	_	\$	\$	\$	\$		66
	HL,#mmnn	CF,61,nn,mm	HL←HL+mmnn+C	4	4		_	_	_	\$	\$	\$	\$		66
SUB	BA,BA	CF,08	ВА←ВА-ВА	4	2	-	_	-	-	\$	\$	\$	\$		184
	BA,HL	CF,09	BA←BA-HL	4	2	-	_	-	-	\$	\$	\$	\$		184
	BA,IX	CF,0A	BA←BA-IX	4	2	-	_	_	_	\$	↕	\$	\$		184
	BA,IY	CF,0B	BA←BA-IY	4	2	-	_	-	-	\$	\$	\$	\$		184
	BA,#mmnn	D0,nn,mm	BA←BA-mmnn	3	3	-	_	-	-	\$	\$	\$	\$		185
	HL,BA	CF,28	HL←HL-BA	4	2		-	-	-	\$	\$	\$	\$		185
	HL,HL	CF,29	HL←HL-HL	4	2	-	_	-	-	\$	\$	\$	\$		185
	HL,IX	CF,2A	HL←HL-IX	4	2	-	_	_	_	\$	\$	\$	\$		185
	HL,IY	CF,2B	HL←HL-IY	4	2	_	_	-	-	\$	\$	\$	\$		185
	HL,#mmnn	D1,nn,mm	HL←HL-mmnn	3	3	-	_	-	-	\$	\$	\$	\$		185
	IX,BA	CF,48	IX←IX-BA	4	2	-	_	-	-	\$	\$	\$	\$		186
	IX,HL	CF,49	IX←IX-HL	4	2	-	_	-	-	\$	\$	\$	\$		186
	IX,#mmnn	D2,nn,mm	IX←IX-mmnn	3	3	_	_	-	-	\$	\$	\$	\$		186
	IY,BA	CF,4A	IY←IY-BA	4	2	-	_	_	_	\$	\$	\$	\$		186
	IY,HL	CF,4B	IY←IY-HL	4	2	-	_	_	_	\$	\$	\$	\$		186
	IY,#mmnn	D3,nn,mm	IY←IY-mmnn	3	3	-	_	-	_	\$	\$	\$	\$		187
	SP,BA	CF,4C	SP←SP-BA	4	2		_	-	_	\$	\$	\$	\$		187
	SP,HL	CF,4D	SP←SP-HL	4	2		_	_	_	\$	\$	\$			187
	SP,#mmnn	CF,6A,nn,mm	SP←SP-mmnn	4	4		_	_	_	\$	\$	\$	\$		187

16-bit Arithmetic Operation Instructions (1/2)

M	nemonic	Machine Code	Operation	Cvcle	Byte					SC				Comment	Page
			opolation	0,010	29.0	11	10	U	D	Ν	V	С	Ζ		. ugo
SBC	BA,BA	CF,0C	ВА←ВА-ВА-С	4	2	-	-	-	-	¢	\$	\$	↕		171
	BA,HL	CF,0D	BA←BA-HL-C	4	2	-	-	-	-	↕	\$	\$	\$		171
	BA,IX	CF,0E	BA←BA-IX-C	4	2	-	-	-	-	\$	\$	\$	\$		171
	BA,IY	CF,0F	BA←BA-IY-C	4	2	1	_	-	-	\$	\$	\$	\$		171
	BA,#mmnn	CF,62,nn,mm	BA←BA-mmnn-C	4	4	-	-	-	-	↕	\$	\$	\$		172
	HL,BA	CF,2C	HL←HL-BA-C	4	2	-	-	-	-	\$	\$	\$	\$		172
	HL,HL	CF,2D	HL←HL-HL-C	4	2	-	-	-	-	¢	\$	\$	\$		172
	HL,IX	CF,2E	HL←HL-IX-C	4	2	-	-	-	-	\$	\$	\$	\$		172
	HL,IY	CF,2F	HL←HL-IY-C	4	2	-	-	-	-	\$	\$	\$	\$		172
	HL,#mmnn	CF,63,nn,mm	HL←HL-mmnn-C	4	4	-	_	-	-	¢	\$	\$	\$		172
СР	BA,BA	CF,18	BA-BA	4	2	-	-	-	-	\$	\$	\$	\$		97
	BA,HL	CF,19	BA-HL	4	2	-	_	-	-	\$	\$	\$	\$		97
	BA,IX	CF,1A	BA-IX	4	2	-	-	-	-	\$	\$	\$	\$		97
	BA,IY	CF,1B	BA-IY	4	2	-	-	-	-	\$	\$	\$	\$		97
	BA,#mmnn	D4,nn,mm	BA-mmnn	3	3	-	-	-	-	\$	\$	\$	\$		97
	HL,BA	CF,38	HL-BA	4	2	-	_	_	-	\$	\$	\$	\$		98
	HL,HL	CF,39	HL-HL	4	2	-	_	_	_	\$	\$	\$	\$		98
	HL,IX	CF,3A	HL-IX	4	2	-	-	-	-	\$	\$	\$	\$		98
	HL,IY	CF,3B	HL-IY	4	2	-	-	-	-	\$	\$	\$	\$		98
	HL,#mmnn	D5,nn,mm	HL-mmnn	3	3	-	-	-	-	\$	\$	\$	\$		98
	IX,#mmnn	D6,nn,mm	IX-mmnn	3	3	-	-	-	-	\$	\$	\$	\$		99
	IY,#mmnn	D7,nn,mm	IY-mmnn	3	3	-	_	_	_	\$	\$	\$	\$		99
	SP,BA	CF,5C	SP-BA	4	2	-	-	-	-	\$	\$	\$	\$		100
	SP,HL	CF,5D	SP-HL	4	2	-	_	_	_	\$	\$	\$	\$		100
	SP,#mmnn	CF,6C,nn,mm	SP-mmnn	4	4	-	-	-	-	\$	\$	\$	\$		100
INC	BA	90	BA←BA+1	2	1	-	-	-	-	-	-	-	\$		107
	HL	91	HL←HL+1	2	1	-	_	-	-	-	-	_	\$		107
	IX	92	IX←IX+1	2	1	-	_	_	-	-	_	_	\$		107
	IY	93	IY←IY+1	2	1	-	_	_	_	_	-	_	\$		107
	SP	87	SP←SP+1	2	1	-	-	-	-	-	-	_	\$		108
DEC	BA	98	BA←BA-1	2	1	_	-	-	-	-	-	-	\$		103
	HL	99	HL←HL-1	2	1	-	_	_	-	-	-	_	\$		103
	IX	9A	IX←IX-1	2	1	-	-	-	-	-	-	-	\$		103
	IY	9B	IY←IY-1	2	1	-	_	_	-	-	-	_	\$		103
	SP	8F	SP←SP-1	2	1	-	-	-	-	-	-	-	\$		103

16-bit Arithmetic Operation Instructions (2/2)

Auxiliary Operation Instructions

Mn	emonic	Machine Code	Operation	Cycle	Byte	1	10	U		SC N	V	С	Z	Comment	Page
PACK		DE	B A A imin → mn	2	1	-	-	-	-	-	-	-	-		155
UPCK		DF	$\begin{array}{c} A & B & A \\ \hline mn & \longrightarrow 0 \\ m0 \\ n \end{array}$	2	1	-	—	-	-	-	-	-	-		188
SEP		CE,A8	B A B A 0******* 1******* → 1111111111	3	2	_	-	-	_	-	-	_	-		173

SC Machine Code Mnemonic Operation Cycle Byte Comment Page 11 10 U D N V C Z RI A CE.90 3 2 \$ 1 1 162 C ← 7 6 5 4 3 2 1 0 ← A В CE,91 3 2 \$ - 1 1 162 C ← 76543210 ← B [BR:11] CE.92.11 5 3 ↕ - 1 1 163 _ C ← 76543210 ← [BR:11] [HL] \$ - 1 1 CE,93 2 163 4 C ← 76543210 ← [HL] RLC A CE.94 3 2 - 1 1 163 1 C ◀ 76543210 ◀ Α В - 1 1 CE.95 3 2 \$ 163 C ◀ 7 6 5 4 3 2 1 0 ◀ R [BR:11] \$ - 1 1 CE,96,11 5 3 164 C ◀ 76543210 ◀ [BR:11] [HL] CE.97 4 2 \$ - 1 1 164 _ C ← 76543210 ← [HL] RR А CE,98 $\uparrow - \uparrow \uparrow$ 3 2 164 →76543210→C Α В CE.99 3 2 \$ \$ \$ 164 _ →76543210→C B [BR:11] CE,9A,ll \$ \$ \$ 165 5 3 _ ►76543210-C [BR:11] [HL] - 1 1 CE,9B 4 2 1 165 ▼76543210 → C [HL] RRC A CE.9C 3 2 \$ - 1 1 166 →76543210 →C Α \$ - 1 1 В CE,9D 3 2 166 →76543210→C R [BR:11] CE,9E,ll 5 3 \$ - 1 1 166 ►76543210 ►C [BR:11] [HL] CE,9F \$ \$ 2 \$ 166 4 →76543210 →C [HL] SLA \$ 1 1 1 A CE,80 2 173 3 C ← 7 6 5 4 3 2 1 0 ← 0 A В CE.81 3 2 \$ **\$ \$ \$** 173 C ← 7 6 5 4 3 2 1 0 ← 0 В [BR:11] CE,82,11 \$ \$ \$ \$ 174 5 3 C ← 76543210 ← 0 _ [BR:11] [HL] ↓ ↓ ↓ ↓ ↓ CE.83 4 2 174 _ C ← 76543210 ← 0 [HL] SLL A CE,84 2 \$ \$ \$ 175 3 _ C ← 7 6 5 4 3 2 1 0 ← 0 Α В \$ \$ \$ 175 CE,85 3 2 C ← 7 6 5 4 3 2 1 0 ← 0 В [BR:11] CE.86.11 3 1 - 1 1 175 5 C ← 7 6 5 4 3 2 1 0 ← 0 [BR:11] [HL] CE,87 \$ \$ \$ 176 4 2 _ C ← 7 6 5 4 3 2 1 0 ← 0 [HL]

Rotate/Shift Instructions (1/2)

M	nemonic	Machine Code	Operation	Cycle	B vte				S	SC				Comment	Page
	nemenie		operation	Oycic	Dyic	11	10	U	D	Ν	V	С	Ζ	Comment	l'age
SRA	A	CE,88	►76543210→C	3	2	-	-	-	-	¢	0	\$	\$		177
	В	CE,89	►76543210→C B	3	2	-	-	-	-	\$	0	\$	\$		177
	[BR: <i>ll</i>]	CE,8A,ll	►76543210→C [BR: <i>ll</i>]	5	3	-	-	-	-	\$	0	\$	\$		177
	[HL]	CE,8B	►76543210→C [HL]	4	2	-	-	-	-	\$	0	\$	\$		178
SRL	A	CE,8C	$0 \rightarrow 76543210 \rightarrow C$	3	2	-	-	-	-	0	-	\$	\$		178
	В	CE,8D	$0 \rightarrow 76543210 \rightarrow C$ B	3	2	-	-	-	-	0	-	\$	\$		178
	[BR: <i>ll</i>]	CE,8E, <i>ll</i>	0→76543210→C [BR://]	5	3	-	-	-	-	0	-	\$	\$		179
	[HL]	CE,8F	0→76543210→C [HL]	4	2	-	-	-	-	0	_	\$	\$		179

Rotate/Shift Instructions (2/2)

Stack Control Instructions

Mr	nemonic	Machine Code	Operation	Cycle	Byte	11	10	U	S(D	_	V	сz	Comment	Page
PUSH	A	CF,B0	[SP-1]←A, SP←SP-1	3	2	-		_	-	_	-			158
	В	CF,B1	[SP-1]←B, SP←SP-1	3	2	-		_	-	-	_			158
	L	CF,B2	[SP-1]←L, SP←SP-1	3	2	-		-	-	-	-			158
	Н	CF,B3	[SP-1]←H, SP←SP-1	3	2	-		_	_	_	-			158
	BR	A4	[SP-1]←BR, SP←SP-1	3	1	-		_	-	-	-			159
	SC	A7	[SP-1]←SC, SP←SP-1	3	1	-		_	-	-	-			160
	BA	A0	$[\text{SP-1}] \leftarrow \text{B}, [\text{SP-2}] \leftarrow \text{A}, \text{SP} \leftarrow \text{SP-2}$	4	1	-	-	_	-	_	-			158
	HL	A1	$[\text{SP-1}] \leftarrow \text{H}, [\text{SP-2}] \leftarrow \text{L}, \text{SP} \leftarrow \text{SP-2}$	4	1	-		-	-	-	_			158
	IX	A2	$[SP-1] \leftarrow IX(H), [SP-2] \leftarrow IX(L), SP \leftarrow SP-2$	4	1	-		_	-	-	-			158
	IY	A3	$[SP-1] \leftarrow IY(H), [SP-2] \leftarrow IY(L), SP \leftarrow SP-2$	4	1	-		-	-	-	-			158
	EP	A5	[SP-1]←EP, SP←SP-1	3	1	_		_	-	-	-			159
	IP	A6	$[SP-1] \leftarrow XP, [SP-2] \leftarrow YP, SP \leftarrow SP-2$	4	1	-		_	-	-	-			159
PUSH	ALL	CF,B8	PUSH BA, HL, IX, IY, BR	12	2	-		_	-	-	-			160
	ALE	CF,B9	PUSH BA, HL, IX, IY, BR, EP, IP	15	2	-		_	-	-	-		MODEL2/3 only	160
POP	A	CF,B4	$A \leftarrow [SP], SP \leftarrow SP+1$	3	2	-	_ ·	_	-	-	_			155
	В	CF,B5	B←[SP], SP←SP+1	3	2	-		_	-	-	-			155
	L	CF,B6	L←[SP], SP←SP+1	3	2	-	_ ·	_	-	-	_			155
	Н	CF,B7	H←[SP], SP←SP+1	3	2	-		_	-	-	-			155
	BR	AC	BR←[SP], SP←SP+1	2	1	-	_ ·	_	-	-	_			156
	SC	AF	SC←[SP], SP←SP+1	2	1	\$	\$	\$	\$	\$	\$	\$		156
	BA	A8	$A \leftarrow [SP], B \leftarrow [SP+1], SP \leftarrow SP+2$	3	1	-		_	-	-	_			155
	HL	A9	$L \leftarrow [SP], H \leftarrow [SP+1], SP \leftarrow SP+2$	3	1	-		_	-	-	-			155
	IX	AA	$IX(L) {\leftarrow} [SP], IX(H) {\leftarrow} [SP{+}1], SP {\leftarrow} SP{+}2$	3	1	-	_ ·	-	-	-	-			155
	IY	AB	$IY(L) \leftarrow [SP], IY(H) \leftarrow [SP+1], SP \leftarrow SP+2$	3	1	-	_ ·	_	-	-	_			155
	EP	AD	EP←[SP], SP←SP+1	2	1	-		-	-	-	-			156
	IP	AE	$\textbf{YP} \leftarrow [\textbf{SP}], \textbf{XP} \leftarrow [\textbf{SP} + 1], \textbf{SP} \leftarrow \textbf{SP} + 2$	3	1	—	-	_	-	-	-			156
POP	ALL	CF,BC	POP BR, IY, IX, HL, BA	11	2	-		-	-	-	-			157
	ALE	CF,BD	POP IP, EP, BR, IY, IX, HL, BA	14	2	—	-	_	-	-	-		MODEL2/3 only	157

* New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3. In MODEL0/1, instructions that access these registers cannot be used.

Branch Instructions (1/4)

M	nomonio	Machine	Condition	Operation	Cuelo	Duto				SC)			Dago
IVI	nemonic	Code	Condition	Operation	Cycle	Byte	11	10	U	D	ΝV	′ C	Z	Page
JRS	rr	F1,rr	Unconditionable	MODEL0/1 PC←PC+rr+1	2	2	-	-	-	-			-	112
				MODEL2/3										
				PC←PC+rr+1, CB←NB										
JRS	C,rr	E4,rr	C=1	□ MODEL0/1	2	2	_	_	_	_				113
	-,			If Condition is true,	_	_								
	NC,rr	E5,rr	C=0	then PC←PC+rr+1										
				else PC←PC+2										
	Z,rr	E6,rr	Z=1	MODEL2/3										
				If Condition is true,										
	NZ,rr	E7,rr	Z=0	then PC←PC+rr+1, CB←NB										
				$_$ else PC←PC+2, NB←CB										
JRS	LT,rr	CE,E0,rr	[N∀V]=1	7	3	3	-	-	-	-			-	113
	LE,rr	CE,E1,rr	Z∨[N∀V]=1											
	GT,rr	CE,E2,rr	Z∨[N∀V]=0	MODEL0/1										
	GE,rr	CE,E3,rr	[N∀V]=0	If Condition is true,										
	V,rr	CE,E4,rr	V=1	then PC \leftarrow PC+rr+2										
	NV,rr	CE,E5,rr	V=0	else PC←PC+3										
	P,rr	CE,E6,rr	N=0											
	M,rr	CE,E7,rr	N=1											
	F0,rr	CE,E8,rr	F0=1											
	F1,rr	CE,E9,rr	F1=1											
	F2,rr	CE,EA,rr	F2=1	MODEL2/3										
	F3,rr	CE,EB,rr	F3=1	If Condition is true,										
	NF0,rr	CE,EC,rr	F0=0	then PC \leftarrow PC+rr+2, CB \leftarrow NB										
	NF1,rr		F1=0	else PC←PC+3, NB←CB										
	NF2,rr	CE,EE,rr	F2=0											
	NF3,rr	CE,EF,rr	F3=0											
JRL	qqrr	F3,rr,qq	Unconditionable	MODEL0/1	3	3	-	-	-	-			-	110
				PC←PC+qqrr+2										
				MODEL2/3										
	-			PC←PC+qqrr+2, CB←NB										
JRL	C,qqrr	EC,rr,qq	C=1	MODEL0/1	3	3	-	-	-	-			-	111
				If Condition is true,										
	NC,qqrr	ED,rr,qq	C=0	then PC←PC+qqrr+2										
	-		a 1	else PC←PC+3										
	Z,qqrr	EE,rr,qq	Z=1	MODEL2/3										
	N7	FF	7.0	If Condition is true,										
	NZ,qqrr	EF,rr,qq	Z=0	then PC \leftarrow PC+qqrr+2, CB \leftarrow NB else PC \leftarrow PC+3, NB \leftarrow CB										
DJR	NZ,rr	F5,rr	B=0	MODEL0/1	4	2	-	-	-	-			• ‡	104
				B←B-1, If B=0,										
				then PC←PC+rr+1										
				else PC←PC+2										
				MODEL2/3										
				B←B-1, If B=0,										
				then PC←PC+rr+1, CB←NB										
				else PC←PC+2, NB←CB										

Branch Instructions (2/4)

Mr	nemonic	Machine Code	Condition	Operation	Cycle	Byte	11 10	UI	SC D N	V C	Z Page
JP	HL	F4	Unconditionable	MODEL0/1 PC←HL	2	1					- 109
				MODEL2/3 PC←HL, CB←NB							
	[kk]	FD,kk	Unconditionable	MODEL0/1 PC(L) \leftarrow [00kk],	4	2		_			- 109
				PC(H)←[00kk+1]							
				MODEL2/3 $PC(L) \leftarrow [00kk]$							
				PC(H)←[00kk+1], CB←NB							
CARS	rr	F0,rr	Unconditionable		4	2		-			- 86
				$[SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),$							
				SP←SP-2, PC←PC+rr+1							
				MODEL2/3 (Minimum mode)							
				$[SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),$							
				SP←SP-2, PC←PC+rr+1, CB←NB	-						
				MODEL2/3 (Maximum mode)	5						
				$[SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H),$							
				$[SP-3] \leftarrow PC(L), SP \leftarrow SP-3,$							
0400	0	50	<u> </u>	$PC \leftarrow PC + rr + 1, CB \leftarrow NB$		2					07
CARS	C,rr	E0,rr	C=1	MODEL0/1 If Condition is true		2		_			- 87
				then [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),	4						
					4						
				$SP \leftarrow SP-2, PC \leftarrow PC+rr+1$ else $PC \leftarrow PC+2$	2						
	NC,rr	E1,rr	C=0	MODEL2/3 (Minimum mode)	2						
				If Condition is true							
				then [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),	4						
				$SP \leftarrow SP-2, PC \leftarrow PC + rr+1,$	·						
	Z,rr	E2,rr	Z=1	CB←NB							
				else PC←PC+2, NB←CB	2						
				MODEL2/3 (Maximum mode)							
				If Condition is true							
	NZ,rr	E3,rr	Z=0	then [SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H),	5						
				$[SP-3] \leftarrow PC(L), SP \leftarrow SP-3,$							
				PC←PC+rr+1, CB←NB							
				$_ $	2						
CARS	LT,rr	CE,F0,rr	[N∀V]=1	☐ MODEL0/1		3		-			- 88
	LE,rr	CE,F1,rr	Z∨[N∀V]=1	If Condition is true							
	GT,rr	CE,F2,rr	Z∨[N∀V]=0	then [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),	5						
	GE,rr	CE,F3,rr	[N∀V]=0	$SP \leftarrow SP-2, PC \leftarrow PC + rr+2$							
	V,rr	CE,F4,rr	V=1	else PC←PC+3	3						
	NV,rr	CE,F5,rr	V=0	MODEL2/3 (Minimum mode)							
	P,rr	CE,F6,rr	N=0	If Condition is true	_ ا						
	M,rr	CE,F7,rr	N=1	then [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),	5						
	F0,rr	CE,F8,rr	F0=1	$SP \leftarrow SP-2, PC \leftarrow PC+rr+2,$							
	F1,rr	CE,F9,rr	F1=1	$CB \leftarrow NB$ else PC \leftarrow PC+3, NB \leftarrow CB	3						
	F2,rr	CE,FA,rr	F2=1	$\frac{\text{else PC} \leftarrow \text{PC} + 3, \text{ NB} \leftarrow \text{CB}}{MODEL2/3 (Maximum mode)}$	5						
	F3,rr	CE,FB,rr	F3=1	If Condition is true							
	NF0,rr	CE,FC,rr	F0=0	then [SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H),	6						
	NF1,rr	CE,FD,rr	F1=0	$[SP-3] \leftarrow PC(L), SP \leftarrow SP-3,$							
	NF2,rr	CE,FE,rr	F2=0	$PC \leftarrow PC + rr + 2, CB \leftarrow NB$							
_	NF3,rr	CE,FF,rr	F3=0	\Box else PC \leftarrow PC+3, NB \leftarrow CB	3						

Branch Instructions (3/4)

Mr	nemonic	Machine	Condition	Operation	Cycle	Byte				S	С			Page
	lemonic	Code	Condition	Operation	Cycle	Бую	11	10	U	D	Ν	V	сz	Faye
CARL	qqrr	F2,rr,qq	Unconditionable	$\begin{array}{l} \hline MODEL0/1 \\ [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L), \\ SP \leftarrow SP-2, PC \leftarrow PC+qqrr+2 \\ \hline MODEL2/3 (Minimum mode) \\ [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L), \\ SP \leftarrow SP-2, PC \leftarrow PC+qqrr+2, CB \leftarrow NB \\ \hline MODEL2/3 (Maximum mode) \end{array}$	5	3	_	_	_	-	_	_		84
				$[SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H),$ $[SP-3] \leftarrow PC(L), SP \leftarrow SP-3,$ $PC \leftarrow PC + qqrr+2, CB \leftarrow NB$										
CARL	C,qqrr	E8,rr,qq	C=1	MODEL0/1 If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+qqrr+2	5	3	_	-	-	-	-	-		85
	NC,qqrr	E9,rr,qq	C=0	$\frac{\text{else PC}\leftarrow\text{PC}+3}{MODEL2/3 (Minimum mode)}$ If Condition is true then [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L), SP_4 SP_2 PC_4 PC_4 (SP-2)	3									
	Z,qqrr	EA,rr,qq	Z=1	$SP \leftarrow SP - 2, PC \leftarrow PC + qqrr + 2,$ $CB \leftarrow NB$ $else PC \leftarrow PC + 3, NB \leftarrow CB$ $MODEL2/3 (Maximum mode)$ If Condition is true	3									
	NZ,qqrr	EB,rr,qq	Z=0	then [SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H), [SP-3] \leftarrow PC(L), SP \leftarrow SP-3, PC \leftarrow PC+qqrr+2, CB \leftarrow NB else PC \leftarrow PC+3, NB \leftarrow CB	6 									
CALL	[hh <i>ll</i>]	FB,//,hh	Unconditionable	$\begin{array}{c} \hline MODELD/l \\ [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L), \\ SP \leftarrow SP-2, PC(L) \leftarrow [hhll], \\ PC(H) \leftarrow [hhll+1] \\ \hline MODEL2/3 (Minimum mode) \\ [SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L), \\ SP \leftarrow SP-2, PC(L) \leftarrow [hhll], \\ PC(H) \leftarrow [hhll+1], CB \leftarrow NB \\ \hline MODEL2/3 (Maximum mode) \\ [SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H), \\ [SP-3] \leftarrow PC(L), SP \leftarrow SP-3, \\ PC(L) \leftarrow [hhll], PC(H) \leftarrow [hhll+1], \\ CB \leftarrow NB \\ \end{array}$	7 8	3	_	_	_	_		_		83

Branch Instructions (4/4)

M	nemonic	Machine Code	Operation	Cycle	Byte				S					Comment	Page
				Ĵ	ý	11	10	U	D	Ν	V	С	Ζ		Ŭ
INT	[kk]	FC,kk	MODEL0/1	7	2	-	-	-	-	-	-	-	-		108
			$[SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),$												
			[SP-3]←SC, SP←SP-3,												
			$PC(L) \leftarrow [00kk], PC(H) \leftarrow [00kk+1]$												
			MODEL2/3 (Minimum mode)												
			$[SP-1] \leftarrow PC(H), [SP-2] \leftarrow PC(L),$												
			[SP-3]←SC, SP←SP-3,												
			$PC(L) \leftarrow [00kk], PC(H) \leftarrow [00kk+1],$												
			CB←NB												
			MODEL2/3 (Maximum mode)	8											
			$[SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H),$												
			$[SP-3] \leftarrow PC(L), [SP-4] \leftarrow SC,$												
			SP \leftarrow SP-4, PC(L) \leftarrow [00kk],												
			PC(H)←[00kk+1], CB←NB												
RET		F8	MODEL0/1, MODEL2/3 (Minimum mode)	3	1	-	-	-	-	-	-	-	-		161
			$PC(L) \leftarrow [SP], PC(H) \leftarrow [SP+1],$												
			SP←SP+2												
			MODEL2/3 (Maximum mode)	4	1										
			$PC(L) \leftarrow [SP], PC(H) \leftarrow [SP+1],$												
			CB←[SP+2], NB←CB, SP←SP+3												
RETE		F9	MODEL0/1, MODEL2/3 (Minimum mode)	4	1	\$	\$	\$	\$	\$	\$	\$	\$		161
			$SC \leftarrow [SP], PC(L) \leftarrow [SP+1],$												
			PC(H)←[SP+2], SP←SP+3												
			MODEL2/3 (Maximum mode)	5	1										
			$SC \leftarrow [SP], PC(L) \leftarrow [SP+1],$												
			$PC(H) \leftarrow [SP+2], CB \leftarrow [SP+3],$												
			NB←CB, SP←SP+4												
RETS		FA	MODEL0/1, MODEL2/3 (Minimum mode)	5	1	-	_	_	_	_	_	_	_		162
			$PC(L) \leftarrow [SP], PC(H) \leftarrow [SP+1],$												
			$SP \leftarrow SP+2, PC \leftarrow PC+2$												
			MODEL2/3 (Maximum mode)	6											
			$PC(L) \leftarrow [SP], PC(H) \leftarrow [SP+1],$												
			$CB \leftarrow [SP+2], NB \leftarrow CB, SP \leftarrow SP+3,$												
			$PC \leftarrow PC+2$												
L			10/10/2												

System Control Instructions

Mo	emonic	Machine Code	Operation	Cycle	Buto				S	SC				Comment	Dago
IVIII	emonic		Operation	Cycle	Dyte	11	10	U	D	Ν	V	С	Ζ	Comment	raye
NOP		FF	No Operation	2	1	-	-	-	-	-	-	-	-		149
HALT		CE,AE	HALT	3	2	-	-	-	-	-	-	-	-		106
SLP		CE,AF	SLEEP	3	2	-	-	-	-	-	-	-	-		176

4.4 Detailed Explanation of Instructions

Here we will explain each instruction individually. This explanation will be given according to the following format.

	Mnemon	ic Mnemonic me A, r	0	to A reg.	///////////////////////////////////////		////////				,	/	f bus cycles
Function explanation		$A \leftarrow A + r + C$ Adds the content of the r register (A carry (C) to the A register.		Mode	Src: R Dst: R	egister egister et Valu	direct	t	Res				Addressing mode Src indicates
Object code	Code	MSB LSB	H/09H*	Example	A	B	C	A		S	c	z	the source and Dst indicates
When multiple instructions are explained in one point, we will note such things as bits that change by instruction.	Flag	r Mnemonic Code A 0 ADC A, 08H B 1 ADC A, 09H I1 I0 U N V C Z - - ★ ↓ ↓ ↓ ↓ ↓		• <i>D</i> =0, <i>U</i> =0 • <i>D</i> =1, <i>U</i> =0 • <i>D</i> =1, <i>U</i> =1 hexadecin v codes	18H 18H 30H 30H 30H 18 18	25H 25H D0H F0H 50H 25 25	0 1 0 0 1 1 1	3DH 3EH 00H 20H 80H 44 04	0 0 0 1 0	V 0 0 0 0 1 0 0	0 0 1 1 0 0	0 0 1 0 0 0 0 0 0	truction execution
	 Does 0 Rese ↓ Set/r 	the flag following instruction s not change est eset by execution result mal operation/ unpack opera											

View of the explanation

The meaning of the symbols are the same as for the instruction list. See section "4.3.2 Symbol meanings".

We will use the below symbols when explaining multiple registers as aggregations.

r Data registers A/B, or A/B/L/H

ir Index registers IX/IY

rp 16-bit (pair) registers BA/HL or 16-bit registers (BA)/HL/IX/IY/(SP)

er...... New code bank register NB and expand page registers EP/XP/YP

cc1 Branch conditions C/NC/Z/NZ

cc2 Branch conditions LT/LE/GT/GE/V/NV/P/M/F0/F1/F2/F3/NF0/NF1/NF2/NF3

Instructions for which the number of bus cycles differ in the maximum mode and minimum mode are indicated with (MAX) and (MIN) for the number of cycles. MIN includes the MODEL0/1.

Function	$A \leftarrow A + r + C$ Adds the content of the r register (A/B) and	Mode	Src: Register direct Dst: Register direct							
	carry (C) to the A register.	Example	S	et Valu	ie		Re	sult		
Code	MSB LSB		Α	в	С	А		S	С	
	0 0 0 0 1 0 r 08H/09H*		A	D	C	A	Ν	۷	С	Ζ
*	r Mnemonic Code	• D=0, U=0	18H	25H	0	3DH	0	0	0	0
	A 0 ADC A, A 08H		18H	25H	1	3EH	0	0	0	0
	B 1 ADC A, B 09H		30H	D0H	0	00H	0	0	1	1
			30H	F0H	0	20H	0	0	1	0
Flag	11 10 U D N V C Z		30H	50H	0	80H	1	1	0	0
	$ - - \star \star \downarrow \downarrow \downarrow \downarrow $	• D=1, U=0	18	25	1	44	0	0	0	0
		• D=1, U=1	18	25	1	04	0	0	1	0

Function	$A \leftarrow A + nn + C$ Adds 8-bit immediate data nn and carry (C) to the A register.		Src: Immediate data Dst: Register direct Set Value Result							
Code	MSB LSB 0 0 0 0 1 0 1 0 0AH		A	nn	С	A	N	S V	C C	Z
	n n n	• D=0, U=0	18H	25H	0	3DH	0	0	0	0
			18H	25H	1	3EH	0	0	0	0
Flag	11 10 U D N V C Z		30H	D0H	0	00H	0	0	1	1
	$ - - \bigstar \bigstar \updownarrow \updownarrow \updownarrow \downarrow $		30H	F0H	0	20H	0	0	1	0
			30H	50H	0	80H	1	1	0	0
		• D=1, U=0	18	25	1	44	0	0	0	0
		• D=1, U=1	18	25	1	04	0	0	1	0

Function $A \leftarrow A + [BR:ll] + C$ Mode Src: 8-bit absolute Adds the content of the data memory and the Dst: Register direct carry (C) to the A register. The data memory Example Set Value Result address has been specified by the content of SC the BR register (upper byte specification) and [BR:11] С A А Ν V С Ζ the 8-bit absolute address ll (lower byte 0 • D=0, U=0 18H 25H 0 3DH 0 0 0 specification). The content of the EP register becomes the 18H 25H 3EH 0 0 0 1 0 page address of the data memory (MODEL2/3). D0H 0 0 30H 00H 0 1 1 30H F0H 0 20H 0 0 0 1 Code MSB LSB 30H 50H 0 80H 1 1 0 0 0 0 0CH 0 0 0 0 1 1 25 • *D*=1, *U*=0 18 1 44 0 0 0 0 l l 11 • D=1, U=1 18 25 04 0 0 0 1 1 Ζ Flag 11 10 U D Ν V С * \$ \$ \$ \$ _ _ \star

60

Function	$A \leftarrow A + [hhll] + C$ Adds the content of the data memory and the carry (C) to the A register. The data memory	Mode	Src: 16-bit absolute Dst: Register direct								
	address has been specified by the 16-bit	Example	S	et Valu	ie	Result					
	absolute address hhll.		А	[hh <i>ll</i>]	С	А		-	С	-	
	The content of the EP register becomes the						Ν	V	С	Z	
	page address of the data memory (MODEL2/3).	• D=0, U=0	18H	25H	0	3DH	0	0	0	0	
Code	MSB LSB		18H	25H	1	3EH	0	0	0	0	
Coue			30H	D0H	0	00H	0	0	1	1	
			30H	F0H	0	20H	0	0	1	0	
			30H	50H	0	80H	1	1	0	0	
	h h h	• D=1, U=0	18	25	1	44	0	0	0	0	
		• D=1, U=1	18	25	1	04	0	0	1	0	
Flag	I1I0UDNVCZ $ \star$ \star \updownarrow \updownarrow \updownarrow \updownarrow										

Function $A \leftarrow A + [HL] + C$ Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3). Code MSB LSB 0 0 0 0 1 0 1 1 0BH Flag 11 10 U D С Ζ Ν V \$ \$ \$ \star \star \$ _ _

Mode Src: Register indirect Dst: Register direct

		-								
Example	S	et Valu	ie	Result						
	А	[HL]	С	А		S	С			
	A	[I IL]	0	A	Ν	V	С	Ζ		
• D=0, U=0	18H	25H	0	3DH	0	0	0	0		
	18H	25H	1	3EH	0	0	0	0		
	30H	D0H	0	00H	0	0	1	1		
	30H	F0H	0	20H	0	0	1	0		
	30H	50H	0	80H	1	1	0	0		
• D=1, U=0	18	25	1	44	0	0	0	0		
• D=1, U=1	18	25	1	04	0	0	1	0		

Mode

Function $A \leftarrow A + [ir] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the ir register (IX/IY).

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Cod

Code		MSB	5						LSB	
		0	0	0	0	1	1	1	ir	0EH/0FH*
	*	i	r	N	Iner	noni	с	Co	de	Ì
		IX	0		C			0E	Η	
		IY	1	A	C	A, [I	Y]	OF	Ή	
Flag		11	10	U	D	Ν	V	С	Ζ	
		_	-	*	*	\$	\$	\$	\leftrightarrow	

	Dst: Register direct											
Example	S	Set Value Resul										
	А	[ir]	С	Α		S	С					
	A	[11]		A	Ν	V	С	Ζ				
• D=0, U=0	18H	25H	0	3DH	0	0	0	0				
	18H	25H	1	3EH	0	0	0	0				
	30H	D0H	0	00H	0	0	1	1				
	30H	F0H	0	20H	0	0	1	0				
	30H	50H	0	80H	1	1	0	0				
• D=1, U=0	18	25	1	44	0	0	0	0				
• D=1, U=1	18	25	1	04	0	0	1	0				

Src: Register indirect

Function $A \leftarrow A + [ir+dd] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).



Mode Src: Register indirect with displacement Dst: Register direct

Example	S	et Valu	ie	Result						
	А	[ir+dd]	С	А		S	С			
	A	[II+uu]	C	A	Ν	V	С	Ζ		
• D=0, U=0	18H	25H	0	3DH	0	0	0	0		
	18H	25H	1	3EH	0	0	0	0		
	30H	D0H	0	00H	0	0	1	1		
	30H	F0H	0	20H	0	0	1	0		
	30H	50H	0	80H	1	1	0	0		
• D=1, U=0	18	25	1	44	0	0	0	0		
• D=1, U=1	18	25	1	04	0	0	1	0		

Function $A \leftarrow A + [ir+L] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).



 \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow

- | ★ | ★

Mode Src: Register indirect with index register Dst: Register direct

Example	S	et Valu	ie	Result						
	А	[ir+L]	С	А	SC					
	A	[II+L]	C	A	Ν	С	Ζ			
• D=0, U=0	18H	25H	0	3DH	0	0	0	0		
	18H	25H	1 3EH 0 0				0	0		
	30H	D0H	0	00H	0	0	1	1		
	30H	F0H	0	20H	0	0	1	0		
	30H	50H	0	80H	1	1	0	0		
• D=1, U=0	18	25	1	44	0	0	0	0		
• D=1, U=1	18	25	1	04	0 0 1					

• *D*=1, *U*=1

18

25

1

04 0 0 1 0

Function	[HL] ← [HL] + A + C Adds the content of the A register and the carry (C) to the data memory that has been address specified by the HL register.	Mode Example	Src: R Dst: R Se		t Result				
	The content of the EP register becomes the page address of the data memory (MODEL2/3).		[HL]	A	С	[HL]	N	S V	C C
Code	MSB LSB 1 1 0 1 1 1 0 CEH	• D=0, U=0	18H 18H 30H	25H 25H D0H	0 1 0	3DH 3EH 00H	0 0 0	0 0 0	0 0 1
	0 0 0 0 1 1 0 0 0CH		30H	F0H	0	20H	0	0	1
Flag	11 10 U D N V C Z	• D=1, U=0	30H 18	50H 25	0	80H 44	1 0	1	0

Ζ

0

0

1

0

0

Function	$[HL] \leftarrow [HL] + nn + C$ Adds the 8-bit immediate data nn and the carry (C) to the data memory that has been address ensatified by the III, ensited		Src: Immediate data Dst: Register indirect Set Value Result								
	address specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).		[HL]	nn	С	(HL)	N	S V	C C	Z	
Code	MSB LSB	• D=0, U=0	18H	25H	0	3DH	0	0	0	0	
Coue			18H	25H	1	3EH	0	0	0	0	
			30H	D0H	0	00H	0	0	1	1	
	0 0 0 0 1 1 0 1 0DH		30H	F0H	0	20H	0	0	1	0	
	n n n		30H	50H	0	80H	1	1	0	0	
F 1		• <i>D</i> =1, <i>U</i> =0	18	25	1	44	0	0	0	0	
Flag	11 10 U D N V C Z	• D=1, U=1	18	25	1	04	0	0	1	0	
	$ - - \star \star \downarrow \downarrow \downarrow \downarrow \downarrow$										

Function $[HL] \leftarrow [HL] + [ir] + C$

Adds the content of the data memory that has been address specified by the ir register (IX/ IY) and the carry (C) to the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code		MSB	1	0	0	1	1	1	LSB 0	СЕН
			I	U	0	1	I	I	0	CER
		0	0	0	0	1	1	1	ir	0EH/0FH*
	*	i	r	Ν	Iner	noni	с	Со	de	
		IX	0	AD	C [ŀ	HL],	[IX]	0E	н	
		IY	1	AD	C [ŀ	HL],	[IY]	0F	Ή	
Flag		11	10	U	D	Ν	V	С	Ζ	
		_	-	*	*	\$	\$	¢	\$	

Mode	Src: R	Src: Register indirect								
Dst: Register indirect										
Example	S	et Valu	ie		Re	sult				
	(HL)	[ir]	с	[HL]		S	С			
	[i iL]	[II]	U	[I IL]	Ν	V	С	Ζ		
• D=0, U=0	18H	25H	0	3DH	0	0	0	0		
	18H	25H	1	3EH	0	0	0	0		
	30H	D0H	0	00H	0	0	1	1		
	30H	F0H	0	20H	0	0	1	0		
	30H	50H	0	80H	1	1	0	0		
• D=1, U=0	18	25	1	44	0	0	0	0		
• D=1, U=1	18	25	1	04	0	0	1	0		

Function	BA ← BA + rp + C Adds the content of the rp register (BA/HL/ IX/IY) and the carry (C) to the BA register.										
Code	MSB	MSB LSB									
	1	1	0	0	1	1	1	1	CFH		
	0	0	0	0	0	1	r	þ	04H-07H*		
*	r	р	N	Iner	noni	nonic (de]		
	ΒA	00	AD	DC E	BA, I	BA 04H					
	HL	01	AD	DC E	BA, I	HL	05	БH			
	IX	10	A	C	BA,	IX	06	ъH			
	IY	11	A	ADC BA, IY			07	Ή			
Flag	11	10	U	D	Ν	V	С	Z]		
	_	-	_	-	\$	\$	\$	\$]		

Mode	Src: Register direct
	Dst: Register direct

Example	S	Result						
	BA	rn	С	BA		S	С	
	DA	rp C		DA	Ν	V	С	Ζ
	1380H	3546H	0	48C6H	0	0	0	0
	1380H	3546H	1	48C7H	0	0	0	0
	1380H	EC80H	0	0000H	0	0	1	1
	5218H	4174H	0	938CH	1	1	0	0
	5342H	C32AH	1	166DH	0	0	1	0

(rp≠BA)

Function	BA \leftarrow BA + mmnn + C Adds the 16-bit immediate data mmnn and	Mode	Src: Immediate data Dst: Register direct							
	the carry (C) to the BA register.	Example	S	Set Valu	е		Re	sult		
Code	MSB LSB		BA		С	BA	SC			
	1 1 0 0 1 1 1 CFH		DA	mmnn	C	DA	Ν	V	С	Ζ
	0 1 1 0 0 0 0 0 60H		1380H	3546H	0	48C6H	0	0	0	0
			1380H	3546H	1	48C7H	0	0	0	0
	n n n n		1380H	EC80H	0	0000H	0	0	1	1
	m m mm		5218H	4174H	0	938CH	1	1	0	0
Flag			5342H	C32AH	1	166DH	0	0	1	0
Flag	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									

ADC HL, rp Add with carry rp reg. to	HL reg.
--	---------

Function $HL \leftarrow HL + rp + C$ Adds the content of the rp register (BA/HL/ IX/IY) and the carry (C) to the HL register. Code MSB LSB 1 1 0 0 1 1 1 1 CFH ~ 4

		0	0	1	0	0	1	r	o O	24H–2	27H
	*	r	р	Ν	Iner	noni	с	Со	de		
		ΒA	00	AD	DC I	HL, I	ΒA	24	Ĥ		
		HL	01	AD	DC I	ΗL, Ι	HL	25	iΗ		
		IX	10	A	C	HL,	IX	26	Η		
		IY	11	A	C	HL,	IY	27	Ή		
Flag		11	10	U	D	N	V	С	Ζ		
		_	_	_	_	\$	\$	\$	¢		

Mode	Src: Registe
	Det: Registe

er direct Dst: Register direct

Example	S	et Valu	Result						
	HL rp C H					S	С		
	пс	HL rp C HL		Ν	V	С	Ζ		
	1380H	3546H	0	48C6H	0	0	0	0	
	1380H	3546H	1	48C7H	0	0	0	0	
	1380H	EC80H	0	0000H	0	0	1	1	
	5218H	4174H	0	938CH	1	1	0	0	
	5342H	C32AH	1	166DH	0	0	1	0	

(rp≠HL)

Function	$HL \leftarrow HL + mmnn + C$ Adds the 16-bit immediate data mmnn and	Mode	Src: Immediate data Dst: Register direct							
	the carry (C) to the HL register.	Example	5	Result						
Code	MSB LSB				<u> </u>			S	С	
	1 1 0 0 1 1 1 1 CFH		HL	mmnn	С	HL	Ν	V	С	Ζ
	0 1 1 0 0 0 1 61H		1380H	3546H	0	48C6H	0	0	0	0
			1380H	3546H	1	48C7H	0	0	0	0
	n n n n		1380H	EC80H	0	0000H	0	0	1	1
	m m mm		5218H	4174H	0	938CH	1	1	0	0
Fina			5342H	C32AH	1	166DH	0	0	1	0
Flag	11 10 U D N V C Z									
Function	$\mathbf{A} \leftarrow \mathbf{A} + \mathbf{r}$ Adds the content of the r reg A register.	gister (A/B) to the		Src: Reg Dst: Reg Set V	gister dir		Res	sult		
----------	---	---------------------	----------	-------------------------------	------------	-----	-----	------	---	---
Code	MSB	LSB		^	В	^		S	С	
	0 0 0 0 0 0 0	r 00H/01H *		A	D	A	Ν	V	С	Ζ
*	r Mnemonic Co	• i	D=0, U=0	18H	25H	3DH	0	0	0	0
	A 0 ADD A, A 00	DH		30H	D0H	00H	0	0	1	1
	B 1 ADD A, B 01	1H		30H	F0H	20H	0	0	1	0
E1				30H	50H	80H	1	1	0	0
Flag	11 10 U D N V C	Z • 1	D=1, U=0	18	24	42	0	0	0	0
	$ - - \star \star \downarrow \downarrow \downarrow $	↓ Ţ• j	D=1, U=1	18	24	02	0	0	1	0

Function	$A \leftarrow A + nn$ Adds 8-bit immediate data nn to the A		Src: Immediate data Dst: Register direct							
	register.	Example	Set \	/alue		Re	sult			
Code	MSB LSB		Α	nn	А		S	С		
	0 0 0 0 0 0 1 0 02H		A	nn	А	Ν	V	С	Ζ	
	n n n n	• D=0, U=0	18H	25H	3DH	0	0	0	0	
			30H	D0H	00H	0	0	1	1	
Flag	11 10 U D N V C Z		30H	F0H	20H	0	0	1	0	
	$ - - \star \star \downarrow \downarrow \downarrow \downarrow \downarrow$		30H	50H	80H	1	1	0	0	
		• D=1, U=0	18	24	42	0	0	0	0	
		• D=1, U=1	18	24	02	0	0	1	0	

Code	MSE	3						LSB	
	0	0	0	0	0	1	0	0	04H
		ı ı		1	1	1	ı 1		11
Flag	11	10	U	D	Ν	V	С	Ζ)
	_	-	*	*	\$	¢	\$	\$	

Example Set Value Result	
A [BR://] A SC	
A [BR. <i>u</i>] A N V C	Ζ
• <i>D</i> =0, <i>U</i> =0 18H 25H 3DH 0 0 0	0
30H D0H 00H 0 0 1	1
30H F0H 20H 0 0 1	0
30H 50H 80H 1 1 0	0
• $D=1, U=0$ 18 24 42 0 0 0	0
• $D=1, U=1$ 18 24 02 0 0 1	0

Function $A \leftarrow A + [hhll]$ Mode Adds the content of the data memory that has been address specified by the 16-bit absolute address hhll to the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3). Code MSB LSB 0 0 0 0 0 1 0 1 05H 1 1 11 h h hh 10 Flag 11 U D Ν V С Ζ

Dst: Register direct Example Set Value Result SC А [hh11] A Ζ V С Ν • D=0, U=0 25H 3DH 0 0 0 18H 0 30H D0H 0 0 1 00H 1 F0H 0 0 30H 20H 0 1 30H 80H 0 50H 0 1 1 0 0 0 • D=1, U=0 18 24 42 0 • D=1, U=1 18 24 02 0 0 1 0

Src: 16-bit absolute

Function $A \leftarrow A + [HL]$

 $\star |\star| \uparrow |\uparrow| \uparrow |\uparrow$

Adds the content of the data memory that has been address specified by the HL register to the A register. The content of the EP register becomes the

page address of the data memory (MODEL2/3).



Mode Src: Register indirect Dst: Register direct

Example	Set \	/alue		Res	sult		
	А	[HL]	А		S	С	
	~	[i i⊑]	~	Ν	V	С	Ζ
• D=0, U=0	18H	25H	3DH	0	0	0	0
	30H	D0H	00H	0	0	1	1
	30H	F0H	20H	0	0	1	0
	30H	50H	80H	1	1	0	0
• D=1, U=0	18	24	42	0	0	0	0
• D=1, U=1	18	24	02	0	0	1	0

Mode

Function $A \leftarrow A + [ir]$

Adds the content of the data memory that has been address specified by the ir register (IX/IY) to the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code		MSB	5						LSB	
		0	0	0	0	0	1	1	ir	06H/07H*
	*	i	r	N	Iner	noni	с	Co	de	
		IX	0	A	DD	A, [I	X]	06	ŝН	
		IY	1	A	DD	A, [I	Y]	07	Ή	
Flag		11	10	U	D	Ν	V	С	Ζ	
		-	-	*	*	\$	\$	\$	\$	

Src: Register indirect Dst: Register direct

ExampleSet ValueResultA[ir]A SC · D=0, U=018H25H3DH00
A [ir] A N V C Z
N V C Z
• $D=0, U=0$ 18H 25H 3DH 0 0 0 0
30H DOH 00H 0 0 1 1
30H F0H 20H 0 0 1 0
30H 50H 80H 1 1 0 0
• $D=1, U=0$ 18 24 42 0 0 0 0
• $D=1, U=1$ 18 24 02 0 0 1 0

Function $A \leftarrow A + [ir+dd]$

Adds the content of the data memory to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code		MSB	5						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	0	0	0	0	0	ir	00H/01H *
			ı ı		d	d	ı ı			dd
	*	i	r	N	Iner	noni	c	Со	de	Ì
		IX	0	ADI	DA,	[IX+	-dd]	00)H	
		IY	1	AD	DA,	[IY+	-dd]	01	Н	
Flag		11	10	U	D	Ν	V	С	Z	
		_	-	*	*	\$	\$	\$	\$	

Mode Src: Register indirect with displacement Dst: Register direct

Example	Set \	/alue					
	٨	[ir+dd]	А		S	С	
	A	[ii+aa]	A	Ν	V	С	Ζ
• D=0, U=0	18H	25H	3DH	0	0	0	0
	30H	D0H	00H	0	0	1	1
	30H	F0H	20H	0	0	1	0
	30H	50H	80H	1	1	0	0
• D=1, U=0	18	24	42	0	0	0	0
• D=1, U=1	18	24	02	0	0	1	0

Function $A \leftarrow A + [ir+L]$

Adds the content of the data memory to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code		MSE	3						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	0	0	0	0	1	ir	02H/03H *
	*	i	r	N	Iner	noni	c	Со	de	Ì
		IX	0	AD	D A D A	., [IX	(+L]	02	2H	
		IY	1	AD	DA	., [IY	′+L]	03	ВН	
Flag		11	10	U	D	Ν	V	С	Z	

Mode Src: Register indirect with index register Dst: Register direct

Example	Set \	/alue		Re	Result					
	А	[ir+L]	А		S	С				
	A	[II+L]	A	Ν	V	С	Ζ			
• D=0, U=0	18H	25H	3DH	0	0	0	0			
	30H	D0H	00H	0	0	1	1			
	30H	F0H	20H	0	0	1	0			
	30H	50H	80H	1	1	0	0			
• D=1, U=0	18	24	42	0	0	0	0			
• D=1, U=1	18	24	02	0	0	1	0			

_ | ★ | ★ | ↓ | ↓ | ↓ | ↓

Function	$[HL] \leftarrow [HL] + A$ Adds the content of the A register to the data memory that has been address specified by	Mode Example	Res	Result					
	the HL register. The content of the EP register becomes the						S	С	
	page address of the data memory (MODEL2/3).		[HL]	A	[HL]	Ν	V	С	Ζ
Code	MSB LSB	• D=0, U=0	18H	25H	3DH	0	0	0	0
couc			30H	D0H	00H	0	0	1	1
			30H	F0H	20H	0	0	1	0
	0 0 0 0 0 1 0 0 04H		30H	50H	80H	1	1	0	0
Flag		• D=1, U=0	18	24	42	0	0	0	0
1 145	$ \star \star \uparrow \uparrow \uparrow \uparrow \uparrow$	• D=1, U=1	18	24	02	0	0	1	0

Mode

Function	[HL	-	-	-			te d	ata 1	nn to the data				
		nemory that has been address specified by											
	mer	temory that has been address specified by											
	the	he HL register.											
	The	he content of the EP register becomes the											
		e											
	page	e ado	dress	s of t	the c	lata	men	nory	r (MODEL2/3).				
<i>.</i> .													
Code	MSE	3						LSB					
	1	1	0	0	1	1	1	0	CEH				
	<u> </u>		-	-				-					
	0	0	0	0	0	1	0	1	05H				
	0	0	U	U	U		0		0011				
)				
				n	n				nn				

Ζ

\$

11 10 U D N V C

★ ★ ↓ ↓ ↓

_ _ _

Flag

Src:	Immediate data
Dst:	Register indirect

Example	Set \	/alue		Res	sult		
	[HL]	22	[HL]		S	С	
	[UL]	nn	[nl]	Ν	V	С	Ζ
• D=0, U=0	18H	25H	3DH	0	0	0	0
2=0, 0=0	30H	D0H	00H	0	0	1	1
	30H	F0H	20H	0	0	1	0
	30H	50H	80H	1	1	0	0
• D=1, U=0	18	24	42	0	0	0	0
• D=1, U=1	18	24	02	0	0	1	0

Function [HL] \leftarrow [HL] + [ir]

Adds the content of the data memory that has been address specified by the ir register (IX/ IY) to the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).



Mode	Src: Register indirect
	Dst: Register indirect

Example	Set \	/alue		Re	sult		
	1 111	[ir]	[HL]		S	С	
	[HL]	[ir]	Ν	V	С	Ζ	
• D=0, U=0	18H	25H	3DH	0	0	0	0
	30H	D0H	00H	0	0	1	1
	30H	F0H	20H	0	0	1	0
	30H	50H	80H	1	1	0	0
• D=1, U=0	18	24	42	0	0	0	0
• D=1, U=1	18	24	02	0	0	1	0

Function	Adds th	BA + rp ne content of the rp register (BA/HL/ to the BA register.	Mode Example		gister diı gister diı /alue		Res	sult]
Code	MSB	LSB	-					S	С	
	1 1	0 0 1 1 1 1 CFH		BA	rp	BA	Ν	V	С	Ζ
	0 0	0 0 0 0 rp 00H–03H*		1380H	3546H	48C6H	0	0	0	0
				1380H	EC80H	0000H	0	0	1	1
*	rp	Mnemonic Code		5218H	4174H	938CH	1	1	0	0
	BA 00	ADD BA, BA 00H		5342H	C32AH	166CH	0	0	1	0
	HL 01	ADD BA, HL 01H							(rp≠	BA)
	IX 10	ADD BA, IX 02H							< I .	
	IY 11	ADD BA, IY 03H								
Flag	I1 I0	U D N V C Z								
Fug	11 10									
		$ - - \updownarrow \updownarrow \updownarrow \updownarrow \updownarrow $								

Function $BA \leftarrow BA + mmnn$ Mode Src: Immediate data Adds the 16-bit immediate data mmnn to the Dst: Register direct BA register. Example Set Value Result Code MSB LSB SC ΒA BA mmnn 0 0 0 C0H 1 0 0 0 1 Ζ VC Ν 0 1380H 3546H 48C6H 0 0 0 n n nn 1380H EC80H 0000H 1 0 0 1 m m mm 5218H 4174H 938CH 1 1 0 0 5342H C32AH 0 0 Flag 10 V С Ζ 166CH 0 1 11 U D Ν \$ _ _ \$ \$ 1

Function	Adds th	HL + rp the content of the to the HL registe	1 0	ter (BA/HL/	Mode Example	Src: Register direct Dst: Register direct Set Value Result						
Code	MSB		LSB							S	С	
	1 1	0 0 1 1	1 1	CFH		HL	rp	HL	Ν	V	С	Z
	0 0	1 0 0 0	rp	20H-23H*		1380H	3546H	48C6H	0	0	0	0
						1380H	EC80H	0000H	0	0	1	1
*	rp	Mnemonic	Code			5218H	4174H	938CH	1	1	0	0
	BA 00	ADD HL, BA	20H			5342H	C32AH	166CH	0	0	1	0
	HL 01	ADD HL, HL	21H						-		(rp≠	HL)
	IX 10	ADD HL, IX	22H								(- F .	
	IY 11	ADD HL, IY	23H									
Flag	I1 I0	U D N V	CΖ									
5		‡ ‡	↓ ↓									

Function	HL ← HL + mmnn Adds the 16-bit immediate data mmnn to the HL register.	Mode	Src: Immediate data Dst: Register direct						
	THE register.	Example	Set Value		Result				
Code	MSB LSB						S	С	
	1 1 0 0 0 0 1 C1H		HL	mmnn	HL	Ν	V	С	Ζ
	n n n		1380H	3546H	48C6H	0	0	0	0
			1380H	EC80H	0000H	0	0	1	1
	m m m mm		5218H	4174H	938CH	1	1	0	0
Flag	I1 I0 U D N V C Z		5342H	C32AH	166CH	0	0	1	0
	$\boxed{- \ - \ - \ - \ \uparrow} \updownarrow \updownarrow \updownarrow$								

Function	$IX \leftarrow IX + rp$ Adds the content of the rp register (BA/HL) to the IX register.	Mode Example	Src: Register direct Dst: Register direct Set Value Result						
Code	MSB LSB		IX		IX		S	С	
	1 1 0 0 1 1 1 1 CFH			rp		Ν	V	С	Ζ
	0 1 0 0 0 0 0 rp 40H/41H*		1380H	3546H	48C6H	0	0	0	0
			1380H	EC80H	0000H	0	0	1	1
*	rp Mnemonic Code		5218H	4174H	938CH	1	1	0	0
	BA 0 ADD IX, BA 40H		5342H	C32AH	166CH	0	0	1	0
	HL 1 ADD IX, HL 41H								
Flag	I1 I0 U D N V C Z								
2	$ \uparrow \uparrow \uparrow \uparrow \uparrow$								

nn

mm

Mode

Function		ls th	e 16			nedi	ate	data	mmnn to the
Code	MSE	8	-					LSB	
	1	1	0	0	0	0	1	0	C2H

n n

mˈm

D N V C Z

- | ↓ | ↓ | ↓ | ↓

U

10

_ | _

11

Flag

Src:	Immediate data
Dst:	Reaister direct

Example	Set \	/alue	Result						
	IX	mmnn	іх		SC				
				Ν	V	С	Ζ		
	1380H 3546F		48C6H	0	0	0	0		
	1380H	EC80H	0000H	0	0	1	1		
	5218H	4174H	938CH	1	1	0	0		
	5342H	C32AH	166CH	0	0	1	0		

Function	$IY \leftarrow IY + rp$ Adds the content of the rp register (BA/HL) to the IY register.	Mode	Src: Register direct Dst: Register direct							
	to the TT register.	Example	Set Value		Result					
Code	MSB LSB		IV.		IN/		S	С		
	1 1 0 0 1 1 1 1 CFH		IY	rp	IY	Ν	V	С	Ζ	
	0 1 0 0 0 0 1 rp 42H/43H*		1380H	3546H	48C6H	0	0	0	0	
.1.			1380H	EC80H	0000H	0	0	1	1	
*	rp Mnemonic Code		5218H	4174H	938CH	1	1	0	0	
	BA 0 ADD IY, BA 42H		5342H	C32AH	166CH	0	0	1	0	
	HL 1 ADD IY, HL 43H		'							
Flag	11 10 U D N V C Z									
	$ \uparrow \uparrow \uparrow \uparrow \uparrow$									

Function IY \leftarrow IY + mmnn Mode Src: Immediate data Adds the 16-bit immediate data mmnn to the Dst: Register direct IY register. Example Set Value Result Code MSB LSB SC IY IY mmnn 0 1 C3H 1 0 0 0 1 1 Ζ VC Ν 0 0 1380H 3546H 48C6H 0 0 n n nn 1380H EC80H 0000H 1 0 0 1 m m mm 5218H 4174H 938CH 1 1 0 0 5342H C32AH 0 0 Flag 10 V С Ζ 166CH 0 1 11 U D Ν \$ 1 _ _ \$ 1

Function	$SP \leftarrow SP + rp$ Adds the content of the rp register (BA/HL) to the stack pointer (SP).	Mode	Src: Register direct Dst: Register direct							
<i>a</i> 1		Example	Set Value		Result					
Code	MSB LSB			0		S	С			
	1 1 0 0 1 1 1 1 CFH		SP rp	SP	Ν	V	С	Ζ		
	0 1 0 0 0 1 0 rp 44H/45H*		1380H 3540	H 48C6H	0	0	0	0		
			1380H EC8	н 0000н	0	0	1	1		
*	rp Mnemonic Code		5218H 4174	Н 938СН	1	1	0	0		
	BA 0 ADD SP, BA 44H		5342H C32	H 166CH	0	0	1	0		
	HL 1 ADD SP, HL 45H		L							
Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $									

Function	SP \leftarrow SP + mmnn Adds the 16-bit immediate data mmnn to the stack pointer (SP).	Mode	Src: Immediate data Dst: Register direct							
		Example	ample Set Value				Result			
Code	MSB LSB		SP		CD		S	С		
	1 1 0 0 1 1 1 CFH		55	mmnn	SP	Ν	V	С	Z	
	0 1 1 0 1 0 0 0 68H		1380H	3546H	48C6H	0	0	0	0	
			1380H	EC80H	0000H	0	0	1	1	
	n n n		5218H	4174H	938CH	1	1	0	0	
	mmm		5342H	C32AH	166CH	0	0	1	0	
Flag	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									

Function	Tak regi	$\mathbf{A} \leftarrow \mathbf{A} \wedge \mathbf{r}$ Takes a logical product of the content of the r register (A/B) and the content of the A register and stores the result in the A register.								Mode Example
Code	1	0	0	0	0	LSB r	20H/21H *			
*		r	N	/Iner	non	ic	Со	de		
	Α	0	A	ND	Α,	A	20)H		
	В	1	A	ND	Α,	В	21	Н		
Flag	11	10	U	D	N	V	С	Z		
	_	_	_	_	\$	_	_	\$	1	

		0								
e	Set \	/alue	Result							
	^	В	^		S	С				
	A	Б	A	Ν	V	С	Ζ			
	3BH	61H	21H	0	-	-	0			
	5AH	A5H	00H	0	-	-	1			
	D6H	93H	92H	1	-	-	0			

Src: Register direct Dst: Register direct

Mode

Function	$A \leftarrow A \land nn$ Takes a logical product of the 8-bit immedi- ate data nn and the content of the A register and stores the result in the A register.									
Code	MSE 0	0	1	0	0	0	1	LSB 0	22H	
		ı	ı	'n	n		ı 1		nn	
Flag	11	10	U	D	N	V	С	Z		
	-	-	-	-	\$	-	-	\$		

	Dst: Re	gister dir	ect							
Example	Set \	/alue		Result						
	A	A nn	А		С					
	A	nn	A	Ν	V	С	Ζ			
	3BH	61H	21H	0	-	-	0			
	5AH	A5H	00H	0	-	-	1			
	D6H	93H	92H	1	-	-	0			

Src: Immediate data

Function $A \leftarrow A \land [BR:ll]$

Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the EP register becomes the

page address of the data memory (MODEL2/3).

Code



Mode	Src: 8

B-bit absolute Dst: Register direct

Example	Set \	/alue	Result					
	A [BR: <i>11</i>] A			S	С			
	A		A	Ν	V	С	Ζ	
	3BH 61H		21H	0	-	-	0	
	5AH	A5H	00H	0	-	-	1	
	D6H	93H	92H	1	-	-	0	

Function	$A \leftarrow A \land [hhl/l]$ Takes a logical product of the content of the data memory that has been address specified	Flag	I1 I0 U D N V C Z - - - - ↓ - - ↓										
	by the 16-bit absolute address hhll and the content of the A register and stores the result	Mode	Src: 16-bit absolute Dst: Register direct										
	in the A register.	Example	Set Value Result										
	The content of the EP register becomes the page address of the data memory (MODEL2/3).			8		Α	[hh <i>ll</i>]	А		S	-		
Code	MOD					Ν	V	С	Ζ				
Coae	MSB LSB		3BH	61H	21H	0	-	-	0				
	0 0 1 0 0 1 0 1 25H		5AH	A5H	00H	0	-	-	1				
			D6H	93H	92H	1	-	-	0				
	h h h												

Function $A \leftarrow A \land [HL]$

Takes a logical product of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode	Src: Register indirect
	Dst: Register direct

Example	Set \	/alue	Result					
	^	г ш 1	٨	SC				
	A	[HL]	A	Ν	V	С	Ζ	
	3BH	61H	21H	0	-	-	0	
	5AH	A5H	00H	0	_	-	1	
	D6H	93H	92H	1	-	_	0	

Code	MSB	6				LSB			
	0	0	1	0	0	0	1	1	23H
Flag	11	10	U	D	Ν	V	С	Ζ	
	_	-	-	-	\$	-	-	\$	

Function $A \leftarrow A \land [ir]$

Takes a logical product of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).



Flag	11	10	U	D	Ν	V	С	2
	-	-	-	-	€	-	-	

Mode

Src: Register indirect Dst: Register direct

Example	Set \	/alue	Result						
	•	[:+]	^	SC					
	A	[ir]	A	Ν	V	С	Ζ		
	3BH	61H	21H	0	-	-	0		
	5AH	A5H	00H	0	_	-	1		
	D6H	93H	92H	1	-	-	0		

Function $A \leftarrow A \land [ir+dd]$

Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the displacement dd. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of

IY specification) becomes the page address of the data memory (MODEL2/3).

on [1r reg.	+ dd	d] a	nd I	A re	g. li				4 cycles
Code	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	0	0	1	0	0	0	0	ir	20H/21H *
		, ,	,	d	d				dd
*	i	r	N	Iner	noni	с	Со	de	
	IX	0	AN	DA,	[IX+	-dd]	20)H	
	IY	1	AN	DA,	[IY+	-dd]	21	Н	
Flag	11	10	U	D	Ν	V	С	Z	
	_	-	-	-	\$	-	-	\$	
Mode	Src:	Re	giste	er ind	direc	ct wi	th di	ispla	acement

Example

Src:	Register	indirect	with	displacement
Dst:	Register	direct		

Set \	/alue	Result							
А	[ir+dd]	^	SC						
A	լո+սսյ] A		V	С	Ζ			
3BH	61H	21H	0	-	-	0			
5AH	A5H	00H	0	-	-	1			
D6H	93H	92H	1	-	-	0			

Code

Function $A \leftarrow A \land [ir+L]$ Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

LSB MSB 1 1 0 0 0 CEH 1 1 1 0 0 0 0 1 0 1 ir 22H/23H* * ir Mnemonic Code IX 0 AND A, [IX+L] 22H IY 1 AND A, [IY+L] 23H С Ζ 11 10 U D Ν V _ \$ \$ _ _ _ _ Src: Register indirect with index register

Mode

Flag

Dst: Register direct

Example

	Set \	/alue	Result						
ĺ	A []	first 1	۸	SC					
	A	[ir+L]	-L] A		V	С	Ζ		
	3BH	61H	21H	0	-	-	0		
	5AH	A5H	00H	0	-	-	1		
	D6H	93H	92H	1	-	-	0		

Function	$\mathbf{B} \leftarrow \mathbf{B} \wedge \mathbf{nn}$ Takes a logical product of the 8-bit immed	<i>Mode</i> li-	Src: Imr Dst: Re						
	ate data nn and the content of the B register and stores the result in the B register.	er <i>Example</i>	Set \	Result					
Code	MSB LSB		В	nn	В	N	S V	C C	Z
	1 1 0 0 1 1 1 0 CEH		3BH	61H	21H	0	-	_	0
	1 0 1 1 0 0 0 BOH		5AH	A5H	00H	0	-	-	1
			D6H	93H	92H	1	-	-	0
Flag	I1 I0 U D N V C Z - - - - ↓ - ↓								

Function	ate o	es a data	-bit immedi- ne L register gister.	Mode Example						
Code	MSB	5	-	-				LSB		
	1	1	0	0	1	1	1	0	CEH	
	1	0	1	1	0	0	0	1	B1H	
			1	n	n			1	nn	
Flag	1	10 _	U _	D	N ↑	V _	C _	Z		
					۴			Ý		

Src:	Immediate data
Dst:	Register direct

?	Set \	/alue	Result								
		22									
	L	nn	L	Ν	V	С	Ζ				
	3BH	61H	21H	0	-	-	0				
	5AH	A5H	00H	0	-	-	1				
	D6H	93H	92H	1	-	-	0				

Function	$H \leftarrow$	H∧nn
----------	----------------	------

Takes a logical product of the 8-bit immediate data nn and the content of the H register and stores the result in the H register.



Mode Src: Immediate data Dst: Register direct

Example	Set \	/alue	Result				
	ц	H nn			S	С	
	п	1111	Н	Ν	V	С	Ζ
	3BH	3BH 61H		0	_	_	0
	5AH	A5H	00H	0	_	_	1
	D6H	93H	92H	1	-	-	0

V С 0 0 1

0 0 0 0

0 1 Ζ

Function	Tak	$SC \leftarrow SC \land nn$ Takes a logical product of the 8-bit immedi- ate data nn and the content of the system					Mode	Src: Immediate data Dst: Register direct									
									-	Example	Set V	/alue				Re	sult
		ondition flag (SC) and sets the result in the ystem condition flag (SC).			result in the		SC	nn				S	С				
0.1	-					U \					30	1111	11	10	U	D	Ν
Code	MSE	3	0					LSB	-		3BH	61H	0	0	1	0	0
	1	0	0	1	1	1	0	0	9CH		5AH	A5H	0	0	0	0	0
				'n	n		ı —	1	nn		D6H	93H	1	0	0	1	0
Flag	11	10	U	D	N	V	С	Z									
	\downarrow	\downarrow	↓	↓	↓	↓	\downarrow	↓									

Function	$[BR:ll] \leftarrow [BR:ll] \land nn$ Takes a logical product of the 8-bit immedi-	Flag						
	ate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the	Mode						
	content of the BR register (upper byte specification) and the 8-bit absolute address <i>ll</i>	content of the BR register (upper byte <i>Example</i> specification) and the 8-bit absolute address <i>ll</i>						
	(lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).							
Code	MSB LSB 1 1 0 1 1 0 0 0 D8H							

$- - - - \updownarrow - - \updownarrow$	11	10	U	D	Ν	V	С	Ζ
	-	-	-	-	\$	-	-	\$

Mode

Src:	Immediate data
Dst:	8-bit absolute

е	Set V	/alue	Result						
	[BR: <i>ll</i>]	22	[BR: <i>11</i>]	SC					
		nn	[DK. <i>ll</i>]	Ν	V	С	Ζ		
	3BH	61H	21H	0	-	-	0		
	5AH	A5H	00H	0	_	-	1		
	D6H	93H	92H	1	_	-	0		



Function $[HL] \leftarrow [HL] \land A$

Takes a logical product of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

Flag



Mode Src: Register direct Dst: Register indirect

Example	Set \	/alue		Re	sult			
	1	Λ	г ш і 1	SC				
	[HL]	A	[HL]	Ν	V	С	Ζ	
	3BH	61H	21H	0	-	-	0	
	5AH	A5H	00H	0	-	-	1	
	D6H	93H	92H	1	-	-	0	

Function $[HL] \leftarrow [HL] \land nn$ Mode Src: Immediate data Takes a logical product of the 8-bit immedi-Dst: Register indirect ate data nn and the data memory that has Example Set Value been address specified by the HL register and stores the result in that address. [HL] nn [HL] The content of the EP register becomes the 3BH 21H page address of the data memory (MODEL2/3). 61H 5AH A5H 00H Code MSB LSB 93H D6H 92H 1 0 0 CEH 1 0 1 1 1 1 0 0 0 1 0 0 1 25H n n nn Ζ Flag 11 10 U D Ν V С 1 1

Result SC V Ν C 0

Ζ

0

1

0

_

0

1

Function $[HL] \leftarrow [HL] \land [ir]$

Takes a logical product of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).



Mode Src: Register indirect

		5					
Example	Set \	/alue		Re	sult		
		[:=]			S	С	
	[HL]	[ir]	[HL]	Ν	V	С	Ζ
	3BH	61H	21H	0	-	-	0
	5AH	A5H	00H	0	_	-	1
	D6H	93H	92H	1	_	_	0

Dst: Register indirect

Function	$\mathbf{A} \wedge \mathbf{B}$ Takes a logical product of the content of the B register and the content of the A register	Mode Example	Src: Register direct Dst: Register direct Set Value Result					
	and checks the bits of the A register. The flags (N/Z) change depending on the said result, but the content of the register is not	-	А	В	A	N	S V	C C
	changed.		3BH	61H	3BH	0	-	-
Code	MSB LSB		5AH	A5H	5AH	0	-	-
	1 0 0 1 0 1 0 94H		D6H	93H	D6H	1	-	-
Flag	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							

Function	A ∧ nn	Mode
	Takes a logical product of the 8-bit immedi- ate data nn and the content of the A register and checks the bits of the A register. The flags (N/Z) change depending on the said result, but the content of the register is not changed.	Exam
Code	MSB LSB	
	1 0 0 1 0 1 0 96H	
	nn	
Flag	I1 I0 U D N V C Z	
	$ \uparrow$ $ \uparrow$	

lode	Src:	Immediate data
	Dst:	Register direct

nple	Set \	/alue	Result						
	^		Λ	SC					
	A	nn	A	Ν	V	С	Ζ		
	3BH	61H	3BH	0	-	-	0		
	5AH	A5H	5AH	0	-	-	1		
	D6H	93H	D6H	1	-	-	0		

said

Function	Tak ate and The	data che flag lt, b	logi nn a cks gs (N out th	and the l N/Z)	the bits cha	cont of tl nge	ent ne B dep	of th reg end	b-bit immedi- ne B register ister. ing on the sai gister is not
Code	MSE 1	0	0	1	0	1	1	LSB	97H
				'n	n				nn
Flag	11	10	U	D	N	V	С	Z]
	-	-	-	-	¢	-	-	\$	

Mode Src: Immediate data Dst: Register direct

Example	Set \	/alue		Res	sult			
	В		в	SC				
	Б	3 nn	Б	Ν	V	С	Ζ	
	3BH	61H	3BH	0	-	-	0	
	5AH	A5H	5AH	0	-	-	1	
	D6H	93H	D6H	1	-	-	0	

Function [BR:ll] ^ nn

Takes a logical product of the 8-bit immediate data nn and the content of the data memory and checks the bits of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The flags (N/Z) change depending on the said result, but the content of the data memory is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Takes a logical product of the 8-bit immedi-

been address specified by the HL register and checks the bits of the data memory. The flags (N/Z) change depending on the said result, but the content of the data memory is not

ate data nn and the data memory that has

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Mode

Src: Immediate data Dst: 8-bit absolute

Exampl

ole	Set V	/alue	Result						
	[BR: <i>ll</i>] nn		[BR: <i>11</i>]	SC					
		nn	[BR. <i>ll</i>]		٧	С	Ζ		
	3BH	61H	3BH	0	-		0		
	5AH	A5H	5AH	0	-	-	1		
	D6H	93H	D6H	1	-	-	0		

Function [HL] ^ nn

changed.

Mode

Src: Register direct Dst: Register indirect

Example	Set \	/alue		Res	sult		
	[HL]	22	rui 1	SC		С	
	IULI	nn	[HL]	Ν	V	С	Ζ
	3BH	61H	3BH	0	-	-	0
	5AH	A5H	5AH	0	_	-	1
	D6H	93H	D6H	1	_	-	0





- - <MODEL2/3, Maximum mode> [SP-1]-CB, [SP-2]-PC(H), [SP-3]-PC(L), SP-SP-3, PC(L)-[hh//], PC(H)-[hh//+1], CB-NB

After evacuation of the top address +3 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. As the branch destination address (top address of the subroutine), the content of the data memory specified by the 16-bit absolute address hh*ll* becomes the lower byte and the content of the following address becomes the upper byte.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

The content of the EP register becomes the page address of the data memory.



	INB	CB	PC(logical addr.)	EP	M(032000H)	SP
Before execution	02H 01H		9000H	03H	ABCDH	0000H
		7	•			
After execution	02H	02H	ABCDH	03H	ABCDH	FFFDH

In the above example it branches to the physical address 012BCDH. Since there is no EP in the MODEL0/1, the content of M(2000H) is transferred to the PC and if the content of M(2000H) is ABCDH, since there are also no NB and CB, it branches to the physical address ABCDH.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFDH	03H (PC(L))
OOFFFEH	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFFEH	03H (PC(L))
00FFFFH	90H (PC(н))

- - <MODEL2/3, Minimum mode> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+qqrr+2, CB←NB
 - <MODEL2/3, Maximum mode> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+qqrr+2, CB←NB

After evacuation of the top address +3 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 16-bit relative address qqrr (-32768 to 32767) to the top address +2 of this instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code MSB I SB 0 0 0 F2H 1 1 1 1 1 r r rı q q qq Flag 10 Ζ 11 U D Ν V С _ _ _

Mode Signed 16-bit PC relative

Example When NB = 02H in the MODEL2/3, it executes the "CARL \$+2000H" instruction in the physical address 9000H.

	NB CB		PC(logical addr.)	SP
Before execution	02H 01H		9000H	0000H
		7	9002H+(2000H-2)	
After execution	02H	02H	B000H	FFFDH

In the above example it branches to the physical address 013000H.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address B000H.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFDH	03H (PC(L))
OOFFFEH	90H (PC(H))
OOFFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

OOFFFEH	03H (PC(L))
OOFFFFH	90H (PC(H))

CARL c	c1, qa	 [[[] Call subroutine at relative location qqrr if condition cc1 is true	//////
--------	--------	---	--------

Function <MODEL0/1>

If cc1 is true then CARL qqrr else PC←PC+3

<MODEL2/3> If cc1 is true then CARL qqrr else PC←PC+3, NB←CB

When the condition cc1 has been established, the CPU executes the "CARL qqrr" instruction and when a condition has not been established, it executes the following instruction.

See "CARL qqrr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	C	Condition
C	Carry	(Carry flag $C = 1$)
NC	Non Carry	(Carry flag $C = 0$)
Z	Zero	(Zero flag Z = 1)
NZ	Non Zero	(Zero flag $Z = 0$)

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

Mode	Condition	Bus cycle
Minimum	True	5 cycles
Minimum	False	3 cycles
Maximum	True	6 cycles
Maximum	False	3 cycles

Code MSB LSB 1 0 0 0 cc1 E8H-EBH* 1 1 r r rr q q qq * cc1 Mnemonic Code C 00 CARL C,qqrr E8H NC 01 CARL NC,qqrr E9H Ζ 10 CARL Z,qqrr EAH NZ 11 CARL NZ,qqrr EBH С Ζ 10 U DN Flag 11 V _ _ _ _ _ _

Mode Signed 16-bit PC relative

Example At the time of condition establishment, operates the same as the "CARL qqrr" instruction. When a condition has not been established, the operation of the "CARL cc1,qqrr" in the physical address 9000H is as indicated below. The stack operation is not done.

	NB	СВ	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
	F			
After execution	01H	01H	9003H	0000H

There are no NB and CB in the MODEL0/1.

- Function <MODEL0/1> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+1
 - <MODEL2/3, Minimum mode> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+1, CB←NB
 - <MODEL2/3, Maximum mode> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+1, CB←NB

After evacuation of the top address +2 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 8-bit relative address rr (-128 to 127) to the top address +1 of this instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Cod

Code	MSB							LSB	
	1	1	1	1	0	0	0	0	F0H
		1		r	r				rr
Flag	11	10	U	D	Ν	V	С	Ζ]
	_	-	-	-	-	-	-	-	

Mode Signed 8-bit PC relative

Example

When NB = 02H in the MODEL2/3, it executes the "CARS \$+20H" instruction in the physical address 9000H.

	NB	СВ	PC(logical addr.)	SP
Before execution	02H 01H		9000H	0000H
		_	9001H + (20H - 1)	
After execution	02H	02H	9020H	FFFDH

In the above example it branches to the physical address 011020H.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFDH	02H (PC(L))
OOFFFEH	90H (PC(H))
OOFFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

OOFFFEH	02H (PC(L))
00FFFFH	90H (PC(H))



Function <MODEL0/1> If cc1 is true then CARS rr

else PC←PC+2

<MODEL2/3> If cc1 is true then CARS rr else PC←PC+2, NB←CB

When the condition cc1 has been established, the CPU executes the "CARS rr" instruction and when a condition has not been established, it executes the following instruction. *See "CARS rr" instruction.*

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	C	Condition
C	Carry	(Carry flag $C = 1$)
NC	Non Carry	(Carry flag $C = 0$)
Z	Zero	(Zero flag $Z = 1$)
NZ	Non Zero	(Zero flag $Z = 0$)

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

Mode	Condition	Bus cycle
Minimum	True	4 cycles
Minimum	False	2 cycles
Maximum	True	5 cycles
Maximum	False	2 cycles

Code		MSE	3						LSB	
		1	1	1	0	0	0	co	:1	E0H–E3H*
					r	r		ı		rr
	*	CC	:1	N	Iner	noni	с	Co	de	
		С	00	C	ARS	С,	rr	E)H	
		NC	01	CA	RS	NC	, rr	E1	Н	
		Ζ	10	C	ARS	5 Z,	rr	E2	2H	
		NZ	11	CA	RS	NZ	, rr	E	ВН	
Flag		11	10	U	D	Ν	V	С	Z	
		-	-	-	-	-	-	-	-	
Mada		Ciar				تمام	+i			

Mode Signed 8-bit PC relative

Example At the time of condition establishment, operates the same as the "CARS rr" instruction. When a condition has not been established, the operation of the "CARS cc1,rr" in the physical address 9000H is as indicated below. The stack operation is not done.

	NB	СВ	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
	F			
After execution	01H	01H	9002H	0000H

There are no NB and CB in the MODEL0/1.

Function		
	MODEL	
		2/3, Minimum mode>
	If cc2 is	s true
	then	[SP-1]←РС(н),
		[SP-2]←PC(L),
		SP←SP-2, PC←PC+rr+2
		CB←NB
	else	PC←PC+3, NB←CB
	<model< td=""><td>.2/3, Maximum mode></td></model<>	.2/3, Maximum mode>
	If cc2 is	s true
	then	[SP-1]←CB, [SP-2]←PC(н),
		[SP-3]←PC(L), SP←SP-3,
		PC←PC+rr+2, CB←NB
	مادم	PC←PC+3, NB←CB
	6136	

When the condition cc2 has been established, after evacuation of the top address +3 value of this instruction to the stack as a return address, it calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 8-bit relative address rr (-128 to 127) to the top address +2 of this instruction.

When a condition has not been established, it executes the following instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

When a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

cc2	Con	dition
LT	Less Than	$([N \forall V] = 1)$
LE	Less or Equal	$(\mathbf{Z} \vee [\mathbf{N} \; \forall \; \mathbf{N}] = 1)$
GT	Greater Than	$(\mathbf{Z} \vee [\mathbf{N} \; \forall \; \mathbf{N}] = 0)$
GE	Greater or Equal	$([N \forall N] = 0)$
V	Overflow	(V = 1)
NV	Non Overflow	(V = 0)
Р	Plus	(N = 0)
М	Minus	(N = 1)
F0	F0 is set	(F0 = 1)
F1	F1 is set	(F1 = 1)
F2	F2 is set	(F2 = 1)
F3	F3 is set	(F3 = 1)
NF0	F0 is reset	(F0 = 0)
NF1	F1 is reset	(F1 = 0)
NF2	F2 is reset	(F2 = 0)
NF3	F3 is reset	(F3 = 0)

Condition cc2 is of the below 16 types.

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

Mode	Condition	Bus cycle
Minimum	True	5 cycles
Minimum	False	3 cycles
Maximum	True	6 cycles
Maximum	False	3 cycles

CARS cc2, rr

Code		MSB							LSB	
		1	1	0	0	1	1	1	0	CEH
		1	1	1	1		СС	:2		F0H-FFH*
					r	r				rr
					-			_	-	
	*	(cc2		Mn	emo	onic	-	ode	
		LT	00	00	CAR	S L	T, rr	F	Ъ	
		LE	00	01	CAR	S L	E, rr	F	1H	
		GT	00	10	CAR	SG	T, rr	F	2H	
		GE	00	11	CAR	SG	E, rr	F	3H	
		V	01	00	CAR	s v	, rr	F	4H	
		NV	01	01	CAR	S N	V, rr	F	5H	
		Р	01	10	CAR	SP	, rr	F	6H	
		М	01	11	CAR	SM	l, rr	F	7H	
		F0	10	00	CAR	SF	0, rr	F	BH	
		F1	10	01	CAR	SF	1, rr	F	⁻ 9H	
		F2	10	10	CAR	SF	2, rr	F	AH	
		F3	10	11	CAR	SF	3, rr	F	BH	
		NF0	11	00	CAR	S N	F0, r	r F	СН	
		NF1	11	01	CAR	S N	F1, r	r F	DH	
		NF2	11	10	CAR	S N	F2, r	r F	ΈH	
		NF3	11	11	CAR	S N	F3, r	r F	FH	
Flag		11	10	U	D	Ν	V	С	Z	
		_	_	-	-	-	-	-	-	

Mode Signed 8-bit PC relative

Example At the time of condition establishment when NB = 02H in the MODEL2/3, operation of the "CARS cc2,\$+20" in the physical address 9000H is as indicated below.

	NB	СВ	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
		-	9002H + (20H - 2)	
After execution	02H	02H	9020H	FFFDH

In the above example it branches to the physical address 011020H. In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFDH	03H (PC(L))
OOFFFEH	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

OOFFFEH	03H (PC(L))
OOFFFFH	90Н (РС(н))

When a condition has not been established, the operation of the "CARS cc2,\$+20H" in the physical address 9000H is as indicated below. The stack operation is not done.

	NB	СВ	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
	↓			
After execution	01H	01H	9003H	0000H

There are no NB and CB in the MODEL0/1.

MSB

0 0

А 0 В

1

1

Function A - r

*

Code

This function subtracts the content of r register (A/B) from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed.

1 0 0

Mnemonic

CP A, A

CP A, B

LSB

r

30H/31H*

0

Code

30H

31H

Example

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	\$	\$	\$	\$

Mode	Src: Regi
	Dst: Regi

ister direct ister direct

Set \	/alue	Result							
А	в	А		S	С				
A	D	A	Ν	V	С	Ζ			
74H	2AH	74H	0	0	0	0			
1DH	1DH	1DH	0	0	0	1			
3CH	59H	3CH	1	0	1	0			
СЗН	62H	СЗН	0	1	0	0			

Function	A - nn This function subtracts the 8-bit immediate data nn from the content of the A register and changes the content of the flag (N/V/C/Z)	Mode Example		mediate gister dir /alue		Re	Result		
	according the result thereof. The content of		Α	nn	А		S	С	
	the A register is not changed.		A			Ν	V	С	Ζ
Code	MSB LSB		74H	2AH	74H	0	0	0	0
Coue			1DH	1DH	1DH	0	0	0	1
			3CH	59H	3CH	1	0	1	0
	n n n		C3H	62H	C3H	0	1	0	0
Flag	I1 I0 U D N V C Z								
	$ \uparrow \uparrow \uparrow \uparrow \downarrow$								

Function A - [BR:11] This function subtracts the content of the data memory from the content of the A register and changes the content of the flag (N/V/C/Z)according the result thereof. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the A register is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).



Flag

Mode

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	\$	\$	\$	\$

Src: 8-bit absolute Dst: Register direct

Example

?	Set \	/alue	Result						
	А	[BR: <i>11</i>]	А	SC					
	A		A	Ν	V	С	Ζ		
	74H	2AH	74H	0	0	0	0		
	1DH	1DH	1DH	0	0	0	1		
	3CH	59H	3CH	1	0	1	0		
	C3H 62H		C3H	0	1	0	0		

Code

Function A - [hhll]

This function subtracts the content of the data memory that has been address specified by the 16-bit absolute address hhll from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

35H

hh



Mode Src: 16-bit absolute

Dst: Register direct

Example	Set \	/alue	Result				
			~	SC			
	A	[hh <i>ll</i>]	A	Ν	V	С	Ζ
	74H 2AH		74H	0	0	0	0
	1DH	1DH	1DH	0	0	0	1
	3CH	3CH 59H		1	0	1	0
	C3H	62H	C3H	0	1	0	0

Function A - [HL]

This function subtracts the content of the data memory that has been address specified by the HL register from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).



Mode Src: Register indirect Dst: Register direct

Example	Set \	/alue	Result					
			А	SC				
	A	[HL]	×	Ν	V	С	Ζ	
	74H 2AH		74H	0	0	0	0	
	1DH	1DH 1DH		0	0	0	1	
	3CH 59H		3CH	1	0	1	0	
	C3H	62H	C3H	0	1	0	0	

Function A - [ir]

This function subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).



Mode

Src: Register indirect Dst: Register direct

Set Value Example

ple	Set \	/alue	Result						
	Δ	^		S	С				
	A [ir]		A	Ν	V	С	Ζ		
	74H	2AH	74H	0	0	0	0		
	1DH	1DH	1DH	0	0	0	1		
	3CH	59H	3CH	1	0	1	0		
	СЗН	62H	C3H	0	1	0	0		

Function A - [ir+dd]

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag (N/V/C/Z)according the result thereof. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. The content of the A register is not changed. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code		MSB	5						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	1	1	0	0	0	ir	30H/31H
					d	d		ı — —		dd
	*	i	r	Ν	Iner	noni	с	Co	de	
		IX	0	CF	РА, РА,	[IX+o	dd]	30	H	
		IY	1	CF	ΡΑ,	[IY+o	dd]	31	Н	

11	10	U	D	N	V	С	
-	-	-	-	\$	\$	\$	

Mode

Src: Register indirect with displacement Dst: Register direct

7

Ζ

0

1

0

0

Example Set Value Result SC А [ir+dd] A Ν V С 74H 2AH 74H 0 0 0 1DH 1DH 1DH 0 0 0 3CH 59H 3CH 1 0 1 C3H 62H C3H 0 1 0

*

С Ζ

0 0

0 1

1 0

0 0

Function A - [ir+L] Flag 11 10 U D Ν V С Ζ This function subtracts the content of the data \$ \$ \$ \$ _ _ memory from the content of the A register and changes the content of the flag (N/V/C/Z)Mode Src: Register indirect with index register according the result thereof. The data Dst: Register direct memory address has been specified by the Example Set Value Result sum of the content of the ir register (IX/IY) SC and the content of the L register. A [ir+L] А V Ν The content of the A register is not changed. 74H 2AH 74H The content of the L register is handled as 0 0 signed data and the range is -128 to 127. 1DH 1DH 1DH 0 0 The content of the XP register (at time of IX 3CH 59H 3CH 1 0 specification) or the YP register (at time of C3H 62H C3H 0 1 IY specification) becomes the page address of the data memory (MODEL2/3). Code Η

СР	B, #nl	n ////////////////////////////////////	Compare im	nediate data n	n with B reg.	
----	--------	---	------------	----------------	---------------	--

Function	B - nn This function subtracts the 8-bit immediate	Mode
	Example	
Code	MSB LSB	
	1 1 0 0 1 1 1 0 CEH	
	1 0 1 1 1 1 0 0 BCH	
	nn	
Flag		

\$ \$

Flag

*

IX

0 IY 1

Src:	Immediate data
Dst:	Register direct

le	Set \	/alue	Result							
	в	nn	в	SC						
	B nn		В	Ν	V	С	Ζ			
	74H	2AH	74H	0	0	0	0			
	1DH	1DH	1DH	0	0	0	1			
	3CH	59H	3CH	1	0	1	0			
	C3H 62H		СЗН	0	1	0	0			

MSE	3				LSB			
1	1	0	0	1	1	1	0	CEH
0	0	1	1	0	0	1	ir	32H/33H*
i	r	N	de					

CP A, [IX+L]

CP A, [IY+L]

32H

33H

Function	This function subtracts the 8-bit immediate	Mode Src: Immediate data Dst: Register direct							
	data nn from the content of the L register and changes the content of the flag $(N/V/C/Z)$	Example	Set \	/alue	Result				
	according the result thereof. The content of		L	nn	I	SC			
the L register is not changed.						Ν	V	С	Ζ
Code MSB LSB		74H	2AH	74H	0	0	0	0	
Coue			1DH	1DH	1DH	0	0	0	1
			3CH	59H	3CH	1	0	1	0
	1 0 1 1 1 1 0 1 BDH		СЗН	62H	СЗН	0	1	0	0
	n n n								
Flag	I1 I0 U D N V C Z								
	$ \ddagger$ \ddagger \ddagger								

Function	H - nn This function subtracts the 8-bit immediate									
	data nn from the content of the H register and changes the content of the flag $(N/V/C/Z)$	Set Value								
	according the result thereof. The content of the H register is not changed.		н	nn						
Code	MSB LSB		74H 1DH	2AH 1DH						
	1 0 1 1 1 1 1 0 BEH		3CH C3H	59H 62H						
	n n n									

Flag

11 | 10 | U | D | N | V | C | Ζ _ 1 1 _ 1 _

e	Src: Immediate data	a
	Dst: Register direct	

Set \	/alue	Result							
			SC						
Н	nn	nn H		V	С	Ζ			
74H	2AH	74H	0	0	0	0			
1DH	1DH	1DH	0	0	0	1			
3CH	59H	3CH	1	0	1	0			
СЗН	62H	C3H	0	1	0	0			

Mode

Function BR - hh

_

This function subtracts the 8-bit immediate data nn from the content of the BR register and changes the content of the flag (N/V/C/Z)according the result thereof. The content of the BR register is not changed.



Src: Immediate data Dst: Register direct

Example	Set \	/alue		Result						
	BR	R hh BR				SC				
	DR	1111	DK	Ν	V	С	Ζ			
	74H	2AH	74H	0	0	0	0			
	1DH	1DH	1DH	0	0	0	1			
	3CH	59H	3CH	1	0	1	0			
	C3H	62H	C3H	0	1	0	0			

Result

٦

Function [BR:ll] - nn

This function subtracts the 8-bit immediate data nn from the content of the data memory and changes the content of the flag (N/V/C/Z)according the result thereof. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The content of the data memory is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).

nn

diate data Mode

Src:	Immediate data
Dst:	8-bit absolute

Example	Set \	/alue	
	[DD.11]		

000	alue	Result								
[BD·11]	nn	[BD·11]	SC							
[BR. <i>ll</i>]	1111	[BR.11]	Ν	V	С	Ζ				
74H	74H 2AH		0	0	0	0				
1DH	1DH	1DH	0	0	0	1				
3CH	59H	3CH	1	0	1	0				
C3H	62H	C3H	0	1	0	0				
	[BR: <i>l1</i>] 74H 1DH 3CH	74H 2AH 1DH 1DH 3CH 59H	[BR:1/] nn [BR:1/] 74H 2AH 74H 1DH 1DH 1DH 3CH 59H 3CH	[BR:1/] nn [BR:1/] N 74H 2AH 74H 0 1DH 1DH 1DH 0 3CH 59H 3CH 1	[BR:1/] nn [BR:1/] N V 74H 2AH 74H 0 0 1DH 1DH 1DH 0 0 3CH 59H 3CH 1 0	[BR:1/] nn [BR:1/] N V C 74H 2AH 74H 0 0 0 1DH 1DH 1DH 0 0 0 3CH 59H 3CH 1 0 1				

Code MSB LSB 1 1 0 1 1 0 1 DBH 1 l l n n 10 D С Z Flag 11 U Ν V \$ \$ 1 1 _

Function	[HL	.] - /	4							Mode
	This	s fur	nctic	on su	ıbtra	acts	the	cont	tent of the A	
	regi	ster	fror	n th	e co	nter	nt of	the	data memory	F 1
	that	has	bee	n ad	ldre	ss sp	becit	fied	by the HL	Example
	regi	ster	and	cha	nge	s the	e co	nten	t of the flag	
	(N/	V/C	/Z) a	acco	rdin	ig th	e re	sult	thereof. The	
	con	tent	of t	he d	ata 1	men	iory	is r	not changed.	
	The	con	tent	of tl	he E	P re	giste	er be	ecomes the	
	page	e ad	dres	s of	the o	lata	mer	nory	/ (MODEL2/3).	
Code	MSE									
	1	1	0	0	1	1	1	0	СЕН	
	0	0	1	1	0	1	0	0	34H	
	_							-	.	
Flag	11	10	U	D	N	V	С	Z		
	-	-	-	-	\$	\$	\$	\$		

Src: Register direct Dst: Register indirect

e	Set \	/alue	Result							
	г ш і 1	۸	гш т		SC					
	[HL]	A	[HL]	Ν	V	С	Ζ			
	74H	2AH	74H	0	0	0	0			
	1DH	1DH	1DH	0	0	0	1			
	3CH	59H	3CH	1	0	1	0			
	C3H	62H	C3H	0	1	0	0			

Function [HL] - nn

This function subtracts the 8-bit immediate data nn from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

Flag



Mode Src:

Src: Immediate data Dst: Register indirect

Dst: Register indirect

Example	Set \	/alue	Result					
			SC					
	[HL]	nn	[HL]	Ν	V	С	Ζ	
	74H	2AH	74H	0	0	0	0	
	1DH	1DH	1DH	0	0	0	1	
	3CH	59H	3CH	1	0	1	0	
	СЗН	62H	C3H	0	1	0	0	

Function [HL] - [ir]

This function subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code		MSB	5						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	1	1	0	1	1	ir	36H/37H*
	*	i	r	Ν	Iner	noni	с	Со	de	
		IX	0	CF	, [H	L], [IX]	36	ŝН	
		IY	1	CF	• [Н	L], [IY]	37	Ή	
Flag		11	10	U	D	Ν	V	С	Z	
		_	-	-	-	\$	\$	\$	\$	
										-

Mode Src: Register indirect

Dst: Register indirect

Example	Set \	/alue	Result						
	[HL] [ir]		[HL]		S	С			
	[UL]	[ir]	[nc]	Ν	V	С	Ζ		
	74H	2AH	74H	0	0	0	0		
	1DH	1DH	1DH	0	0	0	1		
	3CH	59H	3CH	1	0	1	0		
	СЗН	62H	C3H	0	1	0	0		

Function	BA - rp This function subtracts the content of rp register (BA/HL/IX/IY) from the content of	Mode	Src: Reg Dst: Reg						
	the BA register and changes the content of	Example	Set \	/alue	Result				
	the flag $(N/V/C/Z)$ according the result		BA	rp	BA		S	С	
	thereof. The content of the BA register is no	t				Ν	V	С	Ζ
	changed.		3F71H	145AH	3F71H	0	0	0	0
Code	MSB LSB		53D1H	53D1H	53D1H	0	0	0	1
	1 1 0 0 1 1 1 1 CFH		A291H	632EH	A291H	0	1	0	0
			2862H	4C25H	2862H	1	0	1	0
	0 0 0 1 1 0 rp 18H–1BH*							(rp≠	BA)
*	rp Mnemonic Code								
	BA 00 CP BA, BA 18H								
	HL 01 CP BA, HL 19H								
	IX 10 CP BA, IX 1AH								
	IY 11 CP BA, IY 1BH								
Flag	I1 I0 U D N V C Z								
	$ \uparrow \uparrow \uparrow \uparrow \uparrow$								

Function BA - mmnn

This function subtracts the 16-bit immediate data mmnn from the content of the BA register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the BA register is not changed.

Code	MSE	3				LSB					
	1	1	0	1	0	1	0	0	D4H		
		1		n	n		1		nn		
				m	m		1		mm		
Flag	11	10	U	D	Ν	V	С	Z	Ì		
	-	-	-	-	\$	\$	\$	\$	1		

Src: Immediate data Dst: Register direct

Example	Set \	/alue	Result						
	BA	mmnn	BA						
	DA		DA	Ν	V	С	Ζ		
	3F71H 145AH		3F71H	0	0	0	0		
	53D1H	53D1H	53D1H	0	0	0	1		
	A291H	632EH	A291H	0	1	0	0		
	2862H	4C25H	2862H	1	0	1	0		

Function		s fur	nctio						ent of rp the content of	Mode	Src: Register direct Dst: Register direct					
	0		·						e content of	Example	Set \					
	the f	flag	(Ñ/	V/C	/Z)	acco	ordir	ng th	ne result register is not		HL	rp	HL			
	char	igec	I.						-		3F71H	145AH	3F71H			
Code	MSB							LSB			53D1H	53D1H	53D1H			
coue	1	1	0	0	1	1	1	1	CFH		A291H	632EH	A291H			
	<u> </u>		-	-				-	l		2862H	4C25H	2862H			
	0	0	1	1	1	0	r	р	38H–3BH*		-					
*	r	о	N	Iner	noni	с	Co	de)							
	BA	00	С	ΡН	L, E	A	38	ЗH								
	HL	01	С	ΡН	IL,	IL	39	θH								
	IX	10	С	P F	IL, I	Х	34	١H								
	IY	11	С	P F	IL, I	Y	ЗE	ЗH								
Flag	1 _	10 _	U _	D _	N ↓	V ¢	C Ĵ	Z Ĵ								

Function HL - mmnn

This function subtracts the 16-bit immediate data mmnn from the content of the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the HL register is not changed.

Code	MSE	3						LSB	
	1	1	0	1	0	1	0	1	D5H
			ı	n	n		ı	ı	nn
		ı	ı ı	m	m		ı	ı ı	mm
Flag	11	10	U	D	Ν	V	С	Ζ	
	-	-	-	-	\$	\$	\$	\$	

Mode	Src: Immediate data
	Dst: Register direct

Γ Example

e	Set \	/alue	Result								
	н		HL	SC							
		mmnn		Ν	V	С	Ζ				
	3F71H	145AH	3F71H	0	0	0	0				
	53D1H	53D1H	53D1H	0	0	0	1				
	A291H	632EH	A291H	0	1	0	0				
	2862H	4C25H	2862H	1	0	1	0				

Result SC

V C

Ζ

Ν

0 0 0 0

0 0 0 1

0 1 0 0

1 0 1 0 (rp≠HL)

Ζ

0

1

0

0

Function IX - mmnn Mode Src: Immediate data This function subtracts the 16-bit immediate Dst: Register direct data mmnn from the content of the IX Example Set Value Result register and changes the content of the flag SC (N/V/C/Z) according the result thereof. The IX mmnn IX V C Ν content of the IX register is not changed. 3F71H 145AH 3F71H 0 0 0 Code MSB LSB 53D1H 53D1H 53D1H 0 0 0 1 1 0 1 0 1 1 0 D6H A291H 632EH A291H 0 1 0 2862H 4C25H 2862H 0 n n nn 1 1 m m mm Flag 11 10 U D Ν V С Ζ _ \$ \$ \$ \$

Function IY - mmnn

This function subtracts the 16-bit immediate data mmnn from the content of the IY register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the IY register is not changed.

Code	MSE	3						LSB	
	1	1	0	1	0	1	1	1	D7H
				'n	n	ı	ı		nn
			ı	m	m	ı	ı I		mm
Flag	11	10	U	D	Ν	V	С	Ζ)
	-	-	-	-	\$	\$	\$	\$]

Mode Src: Im

Example

Src: Immediate data Dst: Register direct

,	Set \	/alue	Result								
	IY		IY	SC							
	IŤ	mmnn	IŤ	Ν	V	С	Ζ				
	3F71H	145AH	3F71H	0	0	0	0				
	53D1H	53D1H	53D1H	0	0	0	1				
	A291H	632EH	A291H	0	1	0	0				
	2862H	4C25H	2862H	1	0	1	0				

Function SP - rp

This function subtracts the content of rp register (BA/HL) from the content of the stack pointer (SP) and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the SP is not changed.

Code		MSB	1	0	0	1	1	1	LSB 1	CFH
		0	1	0	1	1	1	0	rp	5CH/5DH*
	*	r	р	Ν	Iner	noni	c	Co	de	Ì
		BA	0	С	ΡS	P, E	BA	50	ЭН	
		HL	1	С	ΡS	P, ⊦	ΗL	50	ЭН	
Flag		11	10	U	D	Ν	V	С	Z	
		_	-	-	-	\$	\$	€	€	

Mode

Src: Register direct Dst: Register direct

Example Set Value Result SC SP SP rp Ν VC Ζ 3F71H 145AH 3F71H 0 0 0 0 53D1H 53D1H 53D1H 0 0 0 1 A291H 632EH A291H 0 1 0 0 2862H 4C25H 2862H 1 0 1 0

Function SP - mmnn

This function subtracts the 16-bit immediate data mmnn from the content of the stack pointer (SP) and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the SP is not changed.



Mode Src: Immediate data Dst: Register direct

Example	Set V	/alue	Result							
	SP	mmnn	SP		SC					
	3F	mmnn	ЪГ	Ν	V	С	Ζ			
	3F71H	145AH	3F71H	0	0	0	0			
	53D1H	53D1H	53D1H	0	0	0	1			
	A291H	632EH	A291H	0	1	0	0			
	2862H	4C25H	2862H	1	0	1	0			

CPL r	
--------------	--

Function	Inve	erts						regi	ster (A/B) and	Flag	g I1 I0 U D N V C ↓						C -	Z ¢		
Code	Crea MSE		one	com	iplin	nent		LSB	6	Mode	Register direct									
	1	1 1 0 0 1 1 1 0			CEH	Example	Set Value			Result			lt							
	1	0	1	0	0	0	0	r	A0H/A1H*			r			r			S	-	
	-								_			•			•		N	V	С	Ζ
*		r	N	Iner	noni	С	Co	de			11	1111	11	00	0000	00	0	-	-	1
	Α	0		CPI	LΑ		AC)H			10	1001	01	01	0110	10	1	_	_	0
	В	1		CPI	LΑ		A1	IH			<u>ـــــ</u>			1					I	

Function	[BR: <i>ll</i>] ← [BR: <i>ll</i>]
	Inverts the each bit of the data memory and
	creates one compliment. The data memory
	address has been specified by the content of
	the BR register (upper byte specification) and
	the 8-bit absolute address ll (lower byte
	specification).
	The content of the EP register becomes the
	page address of the data memory (MODEL2/3).
Code	MSB LSB



Flag	11	10	U	D	Ν	V	С	Ζ
	-	-	-	-	↕	-	-	\$

Mode 8-bit absolute

Example

Set Value	F	lesu	lt		
	[DD.11]		S	С	
[BR: <i>ll</i>]	[BR: <i>ll</i>]	Ν	V	С	
11111111	00000000	0	-	-	
10100101	01011010	1	-	-	

Z 0

Function	$[HL] \leftarrow \overline{[HL]}$ Inverts the each bit of the data memory that	Flag	I1 I0 U 	D N V - ↓ -	C -	Z ¢						
	has been address specified by the HL register and creates one compliment. The content of the EP register becomes the	Mode Example	Register indirect									
	page address of the data memory (MODEL2/3).	Елитрие			lesuit	_						
Code	MSB LSB		[HL]	[HL]	N	V	С	z				
	1 1 0 0 1 1 1 0 CEH		11111111	00000000	0	-	-	1				
	1 0 1 0 0 0 1 1 A3H		10100101	01011010	1	-	-	0				

Mode

Function $r \leftarrow r - 1$ Decrements (-1) the content of the r register (A/B/L/H). Code MSB LSB

		1	0	0	0	1	0	I	r f	88H-8BH*
	*		r	N	Iner	noni	с	Со	de	
		Α	00		DEC	CA		88	ЗH	
		В	01		DEC	СВ		89	θH	
		L	10		DE	СL		8A	Η	
		н	11		DEC	СН		8E	ВН	
Flag		11	10	U	D	Ν	V	С	Z	
		_	-	-	-	-	-	-	\$	

Example	Set Value	F	lesu	lt		
	-			С		
	ſ	I	Ν	V	С	Ζ
	63H	62H	-	-	-	0
	01H	00H	-	-	-	1

Function	BR ← BR - 1	Mode	Mode Register direct						
	Decrements (-1) the content of the BR register.	Example	Set Value	ł					
<i>.</i> .	C		BR	BR	SC				
Code			DK		N V	C	Z		
	1 0 0 0 1 1 0 0 8CH		63H	62H		-	0		
Flag	I1 I0 U D N V C Z		01H	00H		-	1		
	<u> </u>								

Function	$[BR:II] \leftarrow [BR:II] - 1$ Decrements (-1) the content of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address <i>ll</i> (lower byte specification).	Mode	8-bit absolute					
		Example	Set Value	Result				
			[BR:11]	[BR: <i>ll</i>]	SC			
					Ν	V	С	Z
			63H	62H	-	-	-	0
	The content of the EP register becomes the		01H	00H	-	-	-	1
	page address of the data memory (MODEL2/3).							
Code								



Register direct
Z 0

								2					
Function	[HL] ← [HL] - 1	<i>Mode</i> Register indirect											
	Decrements (-1) the content of the data memory that has been address specified by	Example	Set Value	F	Resu	lt							
	the HL register.			ri-ii 1									
	The content of the EP register becomes the		[HL]	[HL]	Ν	V	С	Ζ					
	page address of the data memory (MODEL2/3).		63H	62H	-	-	-	0					
Code	MSB LSB		01H	00H	-	-	-	1					
	1 0 0 0 1 1 1 0 8EH												
Flag	11 10 U D N V C Z												
	↓												

Function	rp ← r			41	Mode	Register dire	ect			
		ents (-1) the coi _/IX/IY).	itent of	the rp register	Example	Set Value	F	Resu	lt	
Code	MSB	,	LSB	\$		rp	rp		S	
	1 0	0 1 1 0	rp	98H-9BH*		4285H	4284H	N		C
*	r	Mnemonic	Code			0001H	0000H	_	_	-
	BA 00	DEC BA	98H			· · · · · · · · · · · · · · · · · · ·				
	HL 01	DEC HL	99H							
	IX 10	DEC IX	9AH							
	IY 11	DEC IY	9BH							
Flag	I1 I0	U D N V	C Z							
U			- 1]						

Function	$SP \leftarrow SP - 1$	Mode						
	Decrements (-1) the content of the stack pointer (SP).	Example	Set Value	Result				
	pointer (SI).		00	00		S	С	
Code	MSB LSB		SP	SP	Ν	V	С	Ζ
	1 0 0 0 1 1 1 1 8FH		4285H	4284H	_	_	-	0
Flag	11 10 U D N V C Z		0001H	0000H	-	-	-	1
	+							



Function	$\begin{array}{l} <\!\! MODEL0\!/1 \!\!> \\ B \leftarrow B - 1, \\ \text{If } B \neq 0 \text{then} \\ e\text{lse} \end{array}$	JRS rr PC ← PC + 2
	$ \begin{array}{l} < MODEL2/3 > \\ B \leftarrow B \text{ - } 1, \\ \text{If } B \neq 0 \text{then} \\ e\text{lse} \end{array} $	JRS rr PC \leftarrow PC + 2, NB \leftarrow CB
	Decrements (-1)	the B register and as a result

thereof, the B register is other than '0', it executes the branch instruction "JRS rr". When the B register has become '0', it executes the following instruction. See the "JRS rr" instruction.

In the MODEL2/3, the bank address set in the NB upon branching is loaded into the CB, and the bank is also changed. When it shifts to the following instruction instead of branching, this function returns the content of the NB to the current bank address (content of the CB).



Mode Signed 8-bit PC relative

Example At the time of condition establishment when NB = 02H and B = 05H in the MODEL2/3, operation of the "DJR NZ,\$-05H" in the physical address 9000H is as indicated below

physical add	ress	900	0H is as indicated	below	•
	NB	СВ	PC(logical addr.)	В	

	IND	СБ	PC(logical addr.)	D
Before execution	02H	01H	9000H	05H
		7	9001H+(FFFBH-1)	
After execution	02H	02H	8FFBH	04H

In the above example it branches to the physical address 010FFBH.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address 8FFBH.

When a condition has not been established, the operation of the "DJR NZ,\$-05H" in the physical address 9000H is as indicated below.

	NB	СВ	PC(logical addr.)	В
Before execution	01H	02H	9000H	01H
	F			
After execution	02H	02H	9002H	00H

There are no NB and CB in the MODEL0/1.

Function	Exc	$\mathbf{A} \leftrightarrow \mathbf{B}$ Exchanges the content of the B register with he A register.						e B	register with	Mode	Src: Re Dst: Re	•						
	the	A re	egist	er.						Example	Set \	/alue		Re	esult			
Code	MSE	3						LSB				_		_		S	С	
	1	1	0	0	1	1	0	0	ССН		A	В	A	В	Ν	V	С	Ζ
Flag	11	10	U	D	Ν	V	С	Ζ			82H	49H	49H	82H	-	-	-	-
	-	-	-	-	-	-	-	-										

Function	$A \leftrightarrow [HL]$ Exchanges the				-	Mode	Src: Re Dst: Re	egister i egister o						
	with the A re		s specif	ied I	by HL register	Example	Set \	/alue		Re	sult			
	The content of	0	P registe	er be	comes the		А	[HL]	Α	г ш 1		S	С	
			0		(MODEL2/3).		A	[nu]	A	[HL]	Ν	V	С	Ζ
Code	MSB			LSB			82H	49H	49H	82H	-	-	-	_
couc	1 1 0	0 1	1 0		CDH									
Flag	11 I0 U	DN	V C	Ζ										
				-										

Function	Exchang	ges the content	of the rp register (HL/	Mode	ode Src: Register direct Dst: Register direct							
	IX/IY/S	P) with the BA	register.	Example	Set \	/alue		Re	sult	sult		
Code	MSB	0 0 1 0	LSB rp C8H–CBH*	-	BA	rp	BA	rp	N	S V	c c	Z
			Carla		35D6H	C284H	C284H	35D6H	-	• _	_	_
*	rp	Mnemonic	Code		000011	020	020	0000011				
	HL 00	EX BA, HL	C8H									
	IX 01	EX BA, IX	С9Н									
	IY 10	EX BA, IY	САН									
	SP 11	EX BA,SP	СВН									
Flag	I1 I0	U D N V	CZ									
1 1005												

Function	Sets the CPU in the HALT status.	Code	MSE 1	1	0	0	1	1	1	LSB 0	CEH
	In the HALT status, the CPU stops operation, thus reducing power consumption. Peripheral		1	0	1	0	1	1	1	0	AEH
	circuits such as the oscillation circuit still operate. An interrupt causes it to return from the	Flag	1 -	10 -	U -	D -	N _	V _	C -	Z -	
	HALT status to the normal program execu- tion status. See Section 3.7.1, "Halt status".										

Function		-		Mode	Register direct									
	(A/B/L	. ,	tent of the r register	Example	Result									
<i>C</i> 1		11).			r	r	SC							
Code	MSB				I	I	N V C Z							
	1 0	0 0 0 0	r 80H-83H*		52H	53H	0							
*	r	Mnemonic	Code		FFH	00H	1							
	A 00	INC A	80H											
	B 01	INC B	81H											
	L 10	INC L	82H											
	H 11	INC H	83H											
Flag	I1 I0	UDNV	C Z											
1 1115			<u>−</u> ↓											

Function	$BR \leftarrow BR + 1$	Mode	Register dire	ect				
	Increments (+1) the content of the BR register.	Example	Set Value	I	Result			
C I	C		BR BR		SC			
Code	MSB LSB 1 0 0 0 0 1 0 0 84H			DIX	Ν	V	С	Ζ
			52H	53H	-	-	-	0
Flag	II IO U D N V C Z		FFH	00H	-	-	-	1
	+							

Function	[BR: <i>ll</i>] ← [BR: <i>ll</i>] +1				
	Increments (+1) the content of the data	ŀ			
	memory. The data memory address has been	Ľ			
	specified by the content of the BR register				
	(upper byte specification) and the 8-bit				
	absolute address <i>ll</i> (lower byte specification).				
	The content of the EP register becomes the				
	page address of the data memory (MODEL2/3).				

Code	MSE	3						LSB	
	1	0	0	0	0	1	0	1	85H
		ı —		1	l				11
Flag	11	10	U	D	Ν	V	С	Ζ	
	_	-	-	-	-	-	-	↕	

Mode	8-bit absolute				
Example	Set Value				

ole	Set Value	Result				
		[DD. <i>11</i>]	, SC			
	[BR: <i>ll</i>]	[BR: <i>ll</i>]	Ν	V	С	Ζ
	52H	53H	-	-	-	0
	FFH	00H	-	-	-	1

Function	[HL	1	Mode								
	mer	Increments (+1) the content of the data memory that has been address specified by									-
	the	HL	regi	ster.							
	The	con	tent	of th	he E	P re	giste	er be	comes the		
	page	e ado	dress	s of	the o	lata	mer	nory	(MODEL2/3).		
Code	MSE	3						LSB			
	1	0	0	0	0	1	1	0	86H		
Flag	11	10	U	D	N	V	С	Z			
	-	-	-	-	-	-	-	\$			

de	Register	indirect
ue	Register	muneci

Set Value	Result					
			S	С		
[HL]	[HL]	Ν	V	С	Ζ	
52H	53H	-	-	-	0	
FFH	00H	-	-	-	1	

Function	•	$rp \leftarrow rp + 1$ Increments (+1) the content of the rp register (BA/HL/IX/IY).			Mode Register direct						
					Example	Set Value	F	Result			
Code	MSB	B LSB				rp	rp		S		_
couc	1 0	0 1 0 0		0H-93H *			-	Ν	V	С	Z
			ιρ J			3259H	325AH	-	-	-	0
*	r	Mnemonic	Code			FFFFH	0000H	-	-	-	1
	BA 00	INC BA	90H								
	HL 01	INC HL	91H								
	IX 10	INC IX	92H								
	IY 11	INC IY	93H								
Flag	I1 I0	UDNV	C Z								
I was			- 1								

Function	$SP \leftarrow SP + 1$	Mode	Register dire	ect					
	Increments (+1) the content of the stack pointer (SP).	Example	Set Value	F	Result				
~ .			SP	SP	SC				
Code	MSB LSB		JF	55	ΝV	' C	Z		
	1 0 0 0 0 1 1 1 87H		3259H	325AH			0		
Flag	I1 I0 U D N V C Z		FFFFH	0000H		- -	1		
	↓								

L -					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Function	ction <model0 1=""> [SP-1]←PC(H), [SP-2]←PC(L), [SP-3]←SC, SP←SP-3, PC(L)←[00kk], PC(H)←[00kk+1]</model0>		MSB	1 1 1 1	LSB 0 0 FCH
	<model2 3,="" minimum="" mode=""> [SP-1]←PC(H), [SP-2]←PC(L), [SP-3]←SC, SP←SP-3, PC(L)←[00kk], PC(H)←[00kk+1], CB←NB</model2>	Flag Mode	11 10 8-bit ind		C Z
	<MODEL2/3, Maximum mode> [SP-1] \leftarrow CB, [SP-2] \leftarrow PC(H), [SP-3] \leftarrow PC(L), [SP-4] \leftarrow SC, SP \leftarrow SP-4, PC(L) \leftarrow [00kk],	Example	executes physical	address 9000H.	" instruction in the
	SP←SP-4, PC(L)←[00kk], PC(H)←[00kk+1], CB←NB	Before executi		PC(logical addr.) 9000H	EP M(000020H) SP 03H ABCDH 0000H
	Executes the software interrupt routine that makes the 00kk address of the program memory the vector address, following evacuation of the top address +2 value of this instruction and system condition flag (SC) to the stack. In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address. Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed. The content of the EP register becomes the page address of the data memory.	After execution	EP is dis (000000 In the ab physical Since th MODEL address Stack c (1) MODEL 00F 00F	ABCDH sregarded and the H–0000FFH) is pove example it b address 012BCI ere are no NB an _0/1, it branches ABCDH. ontent after exe DEL2/3 (maximu FFCH Content of SC FFDH 02H (PC(H)) FFEH 90H (PC(H))	specified. oranches to the DH. d CB in the to the physical ecution <i>m mode</i>)
	The vector field is fixed at page 0.		001	FFFH 01H (CB)	

The vector field is fixed at page 0.

Note You should use the "RETE" instruction that also returns the content of the SC for return from an interrupt routine executed by an "INT [kk]" instruction.

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFFDH	Content of SC
OOFFFEH	02H (PC(L))
00FFFFH	90H (PC(н))

Function <MODEL0/1> PC \leftarrow HL

> <MODEL2/3> PC \leftarrow HL, CB \leftarrow NB

Loads the content of the HL register into the program counter (PC) then unconditionally branches.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code	MSE	3			LSB				
	1	1	1	1	0	1	0	0	F4H
Flag	11	10	U	D	Ν	V	С	Ζ	1
	_	-	-	-	-	-	-	-	
	-								-

Mode Register direct

Example When NB = 02H and HL = 8765H in the MODEL2/3, it executes the "JP HL" instruction in the physical address 9000H.

	NB	СВ	PC(logical addr.)	HL
Before execution	02H	01H	9000H	8765H
		7	↓ ·	
After execution	02H	02H	8765H	8765H

In the above example it branches to the physical address 010765H. Since there are no NB and CB in the MODEL0/1, it branches to the physical address 8765H.

Function	<model0 1=""></model0>
	$\textbf{PC}(\textbf{L}) \gets \textbf{[00kk], PC}(\textbf{H}) \gets \textbf{[00kk+1]}$
	<model2 3=""></model2>
	$CB \leftarrow NB$, PC(L) \leftarrow [00kk],
	РС(н) ← [00kk+1]

It makes the kk the 8-bit indirect address, then load the vector written into the 00kk and 00kk+1 address of the program memory into the program counter (PC), and then unconditionally branches.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

The vector field is fixed at page 0.



Mode	8-bit indirect
Example	When $NB = 02H$ in the MODEL2/3, it
	executes the "JP [20H]" instruction in the
	physical address 9000H.

	NB	СВ	PC(logical addr.)	EΡ	M(000020H)
Before execution	02H	01H	9000H	03H	ABCDH
		7	•		
After execution	02H	02H	ABCDH	03H	ABCDH

EP is disregarded and the vector area (000000H–0000FFH) is specified. In the above example it branches to the physical address 012BCDH. Since there are no NB and CB in the MODEL0/1, it branches to the physical address ABCDH.

Function <MODEL0/1>

 $PC \leftarrow PC + qqrr + 2$

<MODEL2/3> $PC \leftarrow PC + qqrr + 2, CB \leftarrow NB$

Adds the 16-bit relative address qqrr (-32768 to 32767) to the program counter (PC) as an offset from the top address +2 of this instruction and unconditionally branches to this address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.





Mode Signed 16-bit PC relative

Example When NB = 02H in the MODEL2/3, it executes the "JRL \$+2000H" instruction in the physical address 9000H.

1 5			
	NB	СВ	PC(logical addr.)
Before execution	02H	01H	9000H
		→	9002H + (2000H - 2)
After execution	02H	02H	B000H

In the above example it branches to the physical address 013000H. Since there are no NB and CB in the MODEL0/1, it branches to the physical address B000H.

JRL	cc1,	qqrr Jum	p to relative locatio	n qqrr if condition	cc1 is true	
-----	------	-----------------------------	-----------------------	---------------------	-------------	--

Function	<model< th=""><th>.0/1></th></model<>	.0/1>
	If cc1 is	s true
	then	JRL qqrr
	else	$PC \leftarrow PC + 3$
	<model< td=""><td>.2/3></td></model<>	.2/3>
	If cc1 is	s true
	then	JRL qqrr
	else	$PC \leftarrow PC + 3, NB \leftarrow CB$

When the condition cc1 has been established, the CPU executes the "JRL qqrr" instruction and when a condition has not been established, it executes the following instruction. *See "JRL qqrr" instruction.*

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	Condition					
C	Carry	(Carry flag $C = 1$)				
NC	Non Carry	(Carry flag $C = 0$)				
Z	Zero	(Zero flag $Z = 1$)				
NZ	Non Zero	(Zero flag $Z = 0$)				

Code MSB LSB 1 1 0 cc1 ECH-EFH* 1 1 1 r r rr q_q qq * cc1 Mnemonic Code C 00 JRL C,qqrr ECH NC 01 JRL NC,qqrr EDH Ζ 10 JRL Z,qqrr EEH NZ 11 JRL NZ,qqrr EFH С Ζ Flag 10 UDN 11 V _ _ _ _ _ _ _ _

Mode Signed 16-bit PC relative

Example At the time of condition establishment, operates the same as the "JRL qqrr" instruction. When a condition has not been established, the operation of the "JRL cc1,qqrr" in the physical address 9000H is as indicated below.

	NB	СВ	PC(logical addr.)
Before execution	02H	01H	9000H
	Ļ		
After execution	01H	01H	9003H

There are no NB and CB in the MODEL0/1.

Function <MODEL0/1>

 $PC \leftarrow PC + rr + 1$

 $PC \leftarrow PC + rr + 1, CB \leftarrow NB$ Adds the 8-bit relative address rr (-128 to 127) to the program counter (PC) as an displacement from the top address +1 of this instruction and unconditionally branches to

Upon branching in the MODEL2/3, the bank

address set in the NB is loaded into the CB

<MODEL2/3>

this address.

Mode Signed 8-bit PC relative

Example When NB = 02H in the MODEL2/3, it executes the "JRL \$+20H" instruction in the physical address 9000H.

	NB	СВ	PC(logical addr.)
Before execution	02H	01H	9000H
		7	9001H + (20H - 1)
After execution	02H	02H	9020H

In the above example it branches to the physical address 011020H. Since there are no NB and CB in the MODEL0/1, it branches to the physical address 9020H.



```
Function<MODEL0/1>If cc1 is true<br/>thenJRS rr<br/>elsePC \leftarrow PC + 2<MODEL2/3><br/>If cc1 is true<br/>thenJRS rr<br/>elsePC \leftarrow PC + 2, NB \leftarrow CB
```

When the condition cc1 has been established, the CPU executes the "JRS rr" instruction and when a condition has not been established, it executes the following instruction.

See "JRS rr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	Condition				
C	Carry	(Carry flag $C = 1$)			
NC	Non Carry	(Carry flag $C = 0$)			
Z	Zero	(Zero flag $Z = 1$)			
NZ	Non Zero	(Zero flag $Z = 0$)			

Code		MSE	3						LSB	
		1	1	1	0	0	1	cc	21	E4H–E7H *
					r	r				rr
	*	co	:1	N	Iner	noni	с	Co	de	1
		С	00	JF	RS (C,qc	rr	E4	ŧΗ	
		NC	01	JR	SN	IC,q	qrr	E	5H	
		Ζ	10	JF	RS 2	Z,qq	rr	E	SН	
		NZ	11	JR	SN	IZ,q	qrr	E7	ΥH	
Flag		11	10	U	D	Ν	V	С	Z	
		-	-	-	-		-	-	-	
Mode		Sigr	ned	8-bit	PC	rela	tive			

Example At the time of condition establishment, operates the same as the "JRS rr" instruction. When a condition has not been established, the operation of the "JRS cc1,rr" in the physical address 9000H is as indicated below.

	NB	СВ	PC(logical addr.)
Before execution	02H	01H	9000H
	Ļ		
After execution	01H	01H	9002H

There are no NB and CB in the MODEL0/1.

```
Function <MODEL0/1>
```

```
If cc2 is true
then PC \leftarrow PC + rr + 2
else PC \leftarrow PC + 3
<MODEL2/3>
If cc2 is true
then PC \leftarrow PC + rr + 2, CB \leftarrow NB
```

```
else PC \leftarrow PC + 3, NB \leftarrow CB
```

When the condition cc2 has been established, it adds the 8-bit relative address rr (-128 to 127) to the program counter (PC) as an offset from the top address +2 of this instruction and branches to that address. When a condition has not been established, it executes the following instruction.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed. When a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

JRS cc2, rr

Condition cc2 is of the below 16 types.

conunit	JI CC2 IS OF the Def	low to types.
cc2	Con	dition
LT	Less Than	$([N \forall V] = 1)$
LE	Less or Equal	$(\mathbf{Z} \vee [\mathbf{N} \; \forall \; \mathbf{N}] = 1)$
GT	Greater Than	$(\mathbf{Z} \vee [\mathbf{N} \; \forall \; \mathbf{N}] = 0)$
GE	Greater or Equal	$([N \forall N] = 0)$
V	Overflow	(V = 1)
NV	Non Overflow	(V = 0)
Р	Plus	(N = 0)
Μ	Minus	(N = 1)
F0	F0 is set	(F0 = 1)
F1	F1 is set	(F1 = 1)
F2	F2 is set	(F2 = 1)
F3	F3 is set	(F3 = 1)
NF0	F0 is reset	(F0 = 0)
NF1	F1 is reset	(F1 = 0)
NF2	F2 is reset	(F2 = 0)
NF3	F3 is reset	(F3 = 0)

Code

	MSB									
	1	1	0	0	1	1	1		0	CEH
	1	1	1	0		С	2			E0H-EFH*
				r	r		1			rr
*	(cc2		Mn	emo	onic	C	20	ode	
	LT	00	00	JR	S LT	⁻ , rr		E	0H	
	LE	00	01	JR	S LE	, rr		E	1H	
	GT	00	10	JR	S G	T, rr		E	2H	
	GE	00	11	JR	s GI	∃, rr		E	ЗH	
	V	01	00	JR	SV,	rr		E	4H	
	NV	01	01	JRS NV, rr					5H	
	P	01	10	JRS P, rr					6H	
	М	01	11	JR	S M,	rr		E	7H	
	F0	10	00	JRS F0, rr					8H	
	F1	10	01	JR	S F1	, rr		E	9H	
	F2	10	10	JR	S F2	2, rr		E	AH	
	F3	10	11	JR	S F3	3, rr		E	BH	
	NF0	11	00	JR	s nf	=0, ri		E	СН	
	NF1		01	JR	s nf	=1, ri			DH	
	NF2		10			=2, ri		E	EH	
	NF3	11	11	JR	S NF	=3, rı		E	FH	
	11	10	U	D	Ν	V	С		Ζ	
	-	-	-	-	-	-	-		-	

Flag

Mode Signed 8-bit PC relative

Example At the time of condition establishment when NB = 02H in the MODEL2/3, operation of the "JRS cc2,\$+20" in the physical address 9000H is as indicated below.

	NB	СВ	PC(logical addr.)
Before execution	02H	01H	9000H
		7	9002H + (20H - 2)
After execution	02H	02H	9020H

In the above example it branches to the physical address 011020H. In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

When a condition has not been established, the operation of the "JRS cc2,rr" in the physical address 9000H is as indicated below.

	NB	СВ	PC(logical addr.)
Before execution	02H	01H	9000H
	Ļ		
After execution	01H	01H	9003H

There are no NB and CB in the MODEL0/1.

c | z

Z

LD <i>r</i> , <i>r</i> ' Load r' reg. into r re	3.
--	----

Loads the content of the r' register (A/B/L/H) $$	-
Code MSB LSB Mode Src: Register direct 0 1 0 r 0 r'	
Example Set Value Res	sult
* r' A B L H r (0,0) (0,1) (1,0) (1,1) r r' r r'	SC
A(0,0) 40H 41H 42H 43H	NVC
B(0,1) 48H 49H 4AH 4BH	
L(1,0) 50H 51H 52H 53H	
H(1,1) 58H 59H 5AH 5BH	

Function	Loads the content of the BR register into the							gister into the	Mode	Src: Register direct Dst: Register direct									
~ •	A register.							Example	Set \	/alue		Re	sult						
Code	MSB		_				LSB			Α	BR	A	BR		S	С			
	1	1 0	0	1	1	1	0	CEH		A	DR	A		Ν	V	С			
	1	1 0	0	0	0	0	0	C0H		5AH	42H	42H	42H	-	-	-			
El		0 11			11	<u> </u>	7												
Flag	1	0 U	D	N	V	С	Z												
		- -	-	-	-	-	-	l											

Function	Loads the co	ontent of the syster	n condition		Src: Register direct Dst: Register direct									
	flag (SC) int	to the A register.	Example	Set \	/alue	Result								
Code	MSB 1 1 0	LSI 0 1 1 1 0	СЕН		А	sc	А	SC	N	S V	C C	Z		
	1 1 0	0 0 0 0 1	C1H		5AH	42H	42H	42H	-	-	-	_		
Flag	1 0 U 	D N V C Z 												

Function	Loads t	he content of the	e er register (NB/EP/	Mode	Src: Register direct Dst: Register direct									
	AP/IP) into the A regis	ster.	Example	Set \	/alue	Result							
Code	MSB		LSB							S	С			
	1 1	0 0 1 1	1 0 CEH		A	er	A	er	Ν	V	С	Ζ		
	1 1	0 0 1 0	er C8H–CBH*		5AH	42H	42H	42H	-	-	-	_		
*	er	Mnemonic	Note	This instruction cannot be used in the										
	NB 00	LD A, NB	C8H		MODEL	_0/1.								
	EP 01	LD A, EP	С9Н											
	XP 10	LD A, XP	CAH											
	YP 11	LD A, YP	СВН											
Flag	I1 I0	U D N V	C Z											
	- -	- - - -												

Function	Loads the content of the A register into the	Mode	Src: Register direct Dst: Register direct								
	BR register.	Example	Set V	/alue		Result					
Code	MSB LSB 1 1 0 0 1 1 0 CEH		BR	А	BR	А	N	SC V	-	Z	
	1 1 0 0 0 1 0 C2H		5AH	42H	42H	42H	_	-	-	-	
Flag	I1 I0 U D N V C Z - - - - - - - - -										

Function SC ← A Sets the content of the A register into the system condition flag (SC).



Mode	Src: Register direct
	Dst: Register direct

Example

Set V	/alue				R	esul	t				
sc	Δ	sc	Δ				S	С			
30	A	30	A	11	10	U	D	Ν	V	С	Ζ
5AH	42H	42H	42H	0	1	0	0	0	0	1	0

Function	Loads					regi	ster into the er	Mode	Src: Re Dst: Re	•						
) 103	giste	1.			Example	Set \	/alue		Re	esult			
Code	MSB					LSB	L							S	С	
	1 1	0 0	1	1	1	0	CEH		er	A	er	A	Ν	V	С	Z
	1 1	0 0	1	1	е	ŗ	CCH-CFH*		5AH	42H	42H	42H	-	-	_	_
*	er	Mne	moni	ic	Со	de		Note	This in:	structio	n canno	ot be us	ed ir	n the	;	
	NB 00	LD I	NB, /	A	CC	СН	(3 cycles)		MODE	L0/1.						
	EP 01	LD	EP, /	A	C	ЭН	(2 cycles)									
	XP 10	LD	XP, /	A	CE	ΞH	(2 cycles)									
	YP 11	LD '	YP, /	A	CF	FΗ	(2 cycles)									
			1		0	7	-									
Flag	I1 I0	U D	N	V	С	Z										

$\textit{Function} \quad [BR:ll] \gets r$

Loads the content of the r register (A/B/L/H) into the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Mode

Src: Register direct Dst: 8-bit absolute

Example	Set V	/alue		Result				
	[BR: <i>11</i>]	-	[BR: <i>11</i>]			S	С	
	[BR. <i>u</i>]	I	[БК.Ш	I	Ν	V	С	Ζ
	5AH	42H	42H	42H	-	-	-	-

Function [hh*ll*] ← r Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the 16-bit absolute address hh*ll*. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code		MSE	3						LSB	
		1	1	0	0	1	1	1	0	CEH
		1	1	0	1	0	1		ŗ	D4H–D7H*
					l	l		ı	ı	11
					h	h		ı	ı I	hh
	*		r	Ν	Iner	noni	с	Co	de	Ì
		Α	00	LC) [h	h <i>ll</i>],	А	D4	1H	
		В	01	LD) [h	h <i>ll</i>],	В	D	5H	
		L	10	L) [h	h <i>ll</i>],	L	De	SН	
		н	11	LD) [h	h <i>ll</i>],	Н	D7	7H	
Flag		11	10	U	D	Ν	V	С	Ζ	
		-	-	-	-	-	-	-	-	

Mode Src: Register direct Dst: 16-bit absolute

Example	Set V	/alue		Re	esult				
	[hh]11	r	[hh <i>11</i>]	-	SC				
	[hh <i>ll</i>]		[hh <i>ll</i>]	r	Ν	V	С	Ζ	
	5AH	42H	42H	42H	_	_	-	_	

Function	[HL Loa	- ·		onte	nt o	f the	e r re	egis	ter (A/B/L/H)	Mode	Src: Re Dst: Re	. 1
		the cifie				-			een address	Example	Set \	/:
	The	con	tent	of tl	ne E	P re	giste	er be	ecomes the (MODEL $2/3$).		[HL]	
Code	MSE							LSB	. , ,		5AH	
	0	1	1	0	1	0	I		68H–6BH*			
*		r	N	Iner	non	ic	Со	de				
	Α	00	L	D [ŀ	HL],	А	68	зH				
	В	01	L	D [ŀ	HL],	В	69	Н				
	L	10	L	D [ŀ	HL],	L	6A	Н				
	Н	11	L	D [ŀ	HL],	Н	6E	BH				
Flag	11	10	U	D	Ν	V	С	Ζ	1			
	_	_	_	_	_	_	_	_				

Src: Register direct Dst: Register indirect

Set \	/alue		Re	esult			
[HL]	r	[HL]	r		S	С	
[i i⊏]	1		I	Ν	V	С	Ζ
5AH	42H	42H	42H	-	-	-	_

Function	Loads th	he content of the	0	. ,	Mode	Src: Re Dst: Re	0						
		data memory th d by the IX regi		een auuress	Example	Set \	/alue		Re	esult			
	The con	tent of the XP re	gister be			[IX]	r	[IX]	r		-	С	7
	page add	dress of the data	memory	r (MODEL2/3).			1011		1011	Ν	V	С	Ζ
Code	MSB		LSB			5AH	42H	42H	42H	-	-	-	-
	0 1	1 0 0 0	ŕ	60H–63H *									
*	r	Mnemonic	Code										
	A 00	LD [IX], A	60H										
	B 01	LD [IX], B	61H										
	L 10	LD [IX], L	62H										
	H 11	LD [IX], H	63H										
Flag	1 0 	U D N V 	C Z 										

[• ",	• ///		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Lou	u i	reg. 1110 10cui	
Function	[IY]	$ \leftarrow$	r							Mode
	into spec The	the cifie con	data d by tent	a me the of tl	emoi IY he Y	ry th regi P re	at h ster giste	as b er be	ter (A/B/L/H) een address ecomes the (MODEL2/3).	Example
Code	MSE	3						LSB		
	0	1	1	1	0	0	I		70H–73H *	
*		r	N	Iner	noni	ic	Со	de		
	Α	00	L	D [IY], .	A	70)H		
	В	01	L	D [IY], I	В	71	н		
	L	10	L	D [IY],	L	72	2H		
	Н	11	L	D [IY], I	Н	73	вH		
Flag	11	10	U	D	N	V	С	Z]	
	_	_	_	-	-	_	-	-		

le	Src:	Register	direct
	Dst:	Register	indirect

Set \	/alue		Re	sult			
[IY]		[IY]			S	С	
נוין	Γ	נוין	Γ	Ν	V	С	Ζ
5AH	42H	42H	42H	-	-	_	Ι

LD [IX+dd], L

LD [IX+dd], H

L 10

H 11

54H

5CH

-		0	-	3			
Function	[IX+dd] ← r Loads the content of the into the data memory that	0 ()	Flag	I1 I0 U E - - - -	D N V C 	Z -	
	specified by the sum of	the content of the IX	Mode	Src: Register	direct		
	register and the displace			Dst: Register		isplacement	
	The displacement dd is l data and the range is -12	handled as signed	Example	Set Value	F	Result]
	The content of the XP reg					SC	
	page address of the data i	0		[IX+dd] r	[IX+dd] r	N V C Z	1
		memory (model2/3).		5AH 42H	42H 42H		1
Code	MSB	LSB		L	1 1		
	1 1 0 0 1 1	1 0 CEH					
	0 1 0 r 1	0 0 44H/4CH/54H/5C	H*				
	d d	dd					
*	r Mnemonic	Code					
	A 00 LD [IX+dd], A	44H					
	B 01 LD [IX+dd], B	4CH					

-				0	-								•
Function	[IY+dd	l] ← r			Flag	I1 IC	U	DN	V	С	Ζ		
		he content of the	0	· ,			-		-	-	-		
		data memory th			Mode	Src: R	ogisto	r diroct					
	1	ed by the sum of			Moue		•	r indire		th di	snlar	em	ent
		and the displace				Dot. 10	ogioto	- intenio	01 101	un un	opia		on
		placement dd is d the range is -12		U	Example	Set	Value			R	esult		
		tent of the YP re						[]]/	-11			S	С
		dress of the data	-			[IY+dd	r	[IY+d	aj	r	Ν	V	С
~ .	10	diess of the data		(1100222/3).		5AH	42F	1 42H	I 4	42H	-	-	-
Code	MSB		LSB			-							
	1 1	0 0 1 1	1 0	CEH									
	0 1	0 r 1	0 1	45H/4DH/55H/5D	H*								
		d d		dd									
*	r	Mnemonic	Code										
	A 00	LD [IY+dd], A	45H										
	B 01	LD [IY+dd], B	4DH										
	L 10	LD [IY+dd], L	55H										
	H 11	LD [IY+dd], H	5DH										

SC VC Ζ

Function $[IX+L] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the sum of the content of the IX register and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register becomes the page address of the data memory (MODEL2/3). Mode Sro

Src: Register direct Dst: Register indirect with index register

		-				-		
Example	Set \	/alue		Re	sult			
	п <u>х</u> .г.1	-	п у .т 1	-		SC		
	[IX+L]	ſ	[IX+L]	1	Ν	۷	С	Ζ
	5AH	42H	42H	42H	-	-	_	-

Code

Flag

	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	0	1	0	I	ſ	1	1	0	46H/4EH/56H/5EH *
*		r	N	Iner	noni	ic	Co	de	Ì
	Α	00	LD) [>	(+L]	, A	46	ŝН	
	В	01) [IX	(+L]	, В	4E	Н	
	L	10) [>	(+L]	, L	56	бH	
	Н	11	LD) [IX	(+L]	, H	5E	H	
	11	10	U	D	Ν	V	С	Z	-
	_	-	-	-	-	-	-	-	

Function $[IY+L] \leftarrow r$ Loads the content of the r register (A/B/L/H)

into the data memory that has been address specified by the sum of the content of the IY register and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the YP register becomes the page address of the data memory (MODEL2/3).



Mode	Src: Re Dst: Re	0		with inc	dex	regis	ster	
Example	Set \	/alue						
	[IY+L]	_] r [IY+L] r SC					С	
	[III+L]	ſ		ſ	Ν	V	С	Ζ

42H

42H

42H

5AH

Mode

Function $\mathbf{r} \leftarrow \mathbf{nn}$

Loads the 8-bit immediate data nn into the r register (A/B/L/H).

Code		MSE	3						LSB	
		1	0	1	1	0	0			B0H-B3H*
					n	n		1	1	nn
	*		r	N	Iner	noni	с	Co	de	1
		Α	00	L	DA	., #n	n	BC)H	
		В	01	L	DВ	, #n	n	B1	ΙH	
		L	10	L	DL	, #n	n	B2	2H	
		н	11	L	DН	l, #n	n	B3	ЗH	
Flag		11	10	U	D	Ν	V	С	Z	
		-	-	-	-	-	-	-	-	

Dst: Register direct Example Set Value Result SC r nn r nn Ζ V C Ν 5AH 42H 42H 42H

Src: Immediate data

Mode

Function		ds tl	he 8		imn	nedi	ate o	lata	hh into the
Code	MSE	3						LSB	i
	1	0	1	1	0	1	0	0	B4H
			ı	h	h		ı — —	ı	hh
Flag	11	10	U	D	Ν	V	С	Ζ	Ì
-	-	-	-	-	-	-	-	-	

Src:	Immediate data
Dst:	Register direct

Example	Set V	/alue		Re	sult			
	BR	hh	BR	hh		S	С	
	DK	nn	nn BR nn		Ν	V	С	Ζ
	5AH	5AH 42H		42H	-	-	-	-

Function SC \leftarrow nn

Sets the 8-bit immediate data nn into the system condition flag (SC).

Code



Mode Src: Immediate data Dst: Register direct

Example

Set V	/alue				R	esu	lt				
sc	-	SC	20				S	С			
30	nn	30	nn	11	10	U	D	Ν	V	С	Ζ
5AH	42H	42H	42H	0	1	0	0	0	0	1	0

Function	$NB \leftarrow bb$ Loads the 8-bit immedia		Mode	Src: Im Dst: Re							
	new code bank register N	NB.	Example	Set \	/alue		Re	esult			
Code	MSB	LSB							SC)	
	1 1 0 0 1 1	1 0 CEH		NB	bb	NB	bb	Ν	V	С	Ζ
	1 1 0 0 0 1	0 0 C4H		5AH	42H	42H	42H	-	-	-	-
	b b	bb	Note	This ins		n canno	ot be us	ed ir	n the		
Flag	I1 I0 U D N V	CZ		MODEI	_0/1.						

Function	EP \leftarrow pp Loads the 8-bit immediate d expand page register EP.	ata pp into the	Mode	Src: Im Dst: Re							
			Example	Set \	/alue		Re	esult			
Code		LSB		EP	nn	EP			S	С	
		0 CEH		CF	рр		рр	Ν	V	С	Z
	1 1 0 0 0 1 0	1 C5H		5AH	42H	42H	42H	-	-	_	-
	рр	рр	Note	This ins		n canno	ot be us	ed in	n the	•	
Flag	I1 I0 U D N V C	Z		MODEI	_0/1.						
		-									

Function	Loa	XP \leftarrow pp Loads the 8-bit immediate data pp into the expand page register XP.					Src: Immediate data Dst: Register direct											
Code	ode MSB LSB				Example	Set Value		R		esult								
coure	1	1	0	0	1	1	1	0	СЕН		XP	рр	XP	рр		S	-	_
			v	V				v	0211						Ν	V	С	Ζ
	1	1	0	0	0	1	1	0	C5H		5AH	42H	42H	42H	-	-	-	-
		p p p				рр	Note	This instruction cannot be used in the										
Flag	11	10	U	D	Ν	V	С	Ζ	Ì		MODE	L0/1.						
	-	-	-	-	-	-	I	-										

Function	YP \leftarrow pp Loads the 8-bit immediate data pp into the	Mode	Src: Immediate data Dst: Register direct							
~ -	expand page register YP.	Example	Set Value		Result					
Code	MSB LSB					SC				
	1 1 0 0 1 1 1 0 CEH		YP pp	YP	рр	Ν	V	С	Ζ	
	1 1 0 0 0 1 1 1 C7H		5AH 42H	42H	42H	-	_	-	_	
	рр р	Note	This instruction cannot be used in the							
Flag	I1 I0 U D N V C Z		MODEL0/1.							

Function $[BR:ll] \leftarrow nn$ Loads the 8-bit immediate data nn into the data memory. The data memory address has

been specified by the content of the BR register (upper byte specification) and the 8bit absolute address ll (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Moae	5
	D

Src: Immediate data st: 8-bit absolute

Exam

nple	Set \	/alue		Result							
						S	С				
	[BR: <i>ll</i>]	nn	[BR: <i>11</i>]	nn	Ν	V	С	Ζ			
	5AH	42H	42H	42H	-	-	-	-			

Function [HL] \leftarrow nn

Loads the 8-bit immediate data nn into the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).





Mode	Src:
	Det

Immediate data Dst: Register indirect

Example	Set \	/alue	Result						
			[HL]	~~~		S	С		
	[HL]	nn	נחבן	nn	Ν	V	С	Ζ	
	5AH	42H	42H	42H	_	-	-	-	

Function [ir] \leftarrow nn

Loads the 8-bit immediate data nn into the data memory that has been address specified by the ir register (IX/IY). The content of the XP register (at time of IX

specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

Flag

	MSB	3			LSB					
	1	0	1	1	0	1	1	ir	B6H/B7H*	
				'n	n			1	nn	
*	i	r	N	Iner	nonic Co			de		
	IX	0	LD) [)	(], #	nn	Be	ЭH		
	IY	1	LD) [}	′] , #	, #nn B7H				
	11	10	U	D	Ν	V	С	Z		
	_	_	-	-	-	_	_	-		

Mode	Src: Immediate data
	Dst: Register indirect

Example	Set \	/alue	Result							
	[1]		[:#]		SC					
	[ir]	nn	[ir]	nn	Ν	V	С	Ζ		
	5AH	42H	42H	42H	-	-	-	-		

Function $r \leftarrow [BR:ll]$

Loads the content of the data memory into the r register (A/B/L/H). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Src: 8-bit absolute Mode

Dst:	Register direct	

Example	Set \	/alue	Result						
		[BR: <i>11</i>]	r	[BR: <i>11</i>]		S	С		
	I	[DK. <i>ll</i>]			Ν	V	С	Ζ	
	5AH	42H	42H	42H	_	-	_	_	

Function $[HL] \leftarrow [BR:ll]$

Loads the content of the data memory [BR:*ll*] into the data memory [HL]. The data memory [BR:*ll*] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The data memory [HL] address has been specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Mode

Src: 8-bit absolute Dst: Register indirect

Example	Set \	/alue	Result						
		(DD. <i>11</i>)		(DD. <i>11</i>)		SC			
	[HL]	[BR: <i>ll</i>]	[HL]	[BR: <i>II</i>]	Ν	V	С	Ζ	
	5AH	42H	42H	42H	-	-	-	-	

Function [ir] \leftarrow [BR:*ll*]

Loads the content of the data memory [BR:*ll*] into the data memory [ir]. The data memory [BR:*ll*] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The data memory [ir] address has been specified by the ir register (IX/IY).

The content of the EP register becomes the page address of the data memory [BR:*ll*] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).



Mode	Src: 8-bit absolute
	Dst: Register indirect

		5						
Example	Set \	/alue		Re	esult			
	[ir]	[BR: <i>11</i>]	[ir]	[BR: <i>11</i>]		S	С	
	[11]		[ir]		Ν	V	С	Ζ
	5AH	42H	42H	42H	_	_	_	-



Function	Loa	ds tl	he co						emory that	Mode	Src Dst
			r reg		-			-	ne HL register	Example	S
	The	con	tent	of tl	ne E	P re	giste	er be	comes the (MODEL2/3).		
Code	MSE	3			_		-	LSB			54
	0	1	0	I	·	1	0	1	45H/4DH/55H/5DH	⊣*	
*		r	N	Iner	non	ic	Со	de)		
	А	00	L	DA	, [H	L]	45	iΗ			
	В	01	L	DВ	, [H	L]	4C	Н			
	L	10	LI	DL	, [H	L]	55	iΗ			
	Н	11	L	ЭΗ	l, [H	L]	5E	Н			
Flag	11	10	U	D	Ν	V	С	Ζ			
	_	_	_	_		_			1		

c: Register indirect st: Register direct

?	Set \	/alue		Re	sult					
	-	rui 1	r	[HL] SC						
	ſ	[HL]	I	[nl]	Ν	V	С	Ζ		
	5AH	42H	42H	42H	-	-	_	_		

Function	[BR: ll] \leftarrow [HL] Loads the content of the data memory [HL]	Code	MSB 0 1	1 1	1 1	1 0	LSB 1	7DH	I	
	into the data memory [BR: <i>ll</i>]. The data memory [BR: <i>ll</i>] address has been specified				1			11		
	by the content of the BR register (upper byte	Flag	l1 l0	U	י א כ	V C	Ζ			
	specification) and the 8-bit absolute address <i>ll</i> (lower byte specification). The data memory						-			
	[HL] address has been specified by the HL register. The content of the EP register becomes the	Mode	Src: Re Dst: 8-I	•						
	page address of the data memory (MODEL2/3).	Example	Set V	/alue		Re	esult			
			[BR: <i>11</i>]	[HL]	[BR: <i>11</i>]	[HL]		S	C	
				[]	[5.(]	[, ,_]	Ν	V	С	Ζ
			5AH	42H	42H	42H	-	-	-	-

Function	[HL] ← [HL] Loads the content of the data memory that	Mode	Src: Register i Dst: Register i		
	has been address specified by the HL register into the same address. As a result, only three	Example	Set Value	R	esult
	cycles are consumed. The content of the EP register becomes the		[HL]	[HL]	SC NVCZ
	page address of the data memory (MODEL2/3).		42H	42H	
Code	MSB LSB				

Function [ir] \leftarrow [HL]

10 U D N

11

Flag

Loads the content of the data memory [HL] into the data memory [ir]. The data memory [HL] address has been specified by the HL register. The data memory [ir] address has been specified by the ir register (IX/IY). The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

VCZ

	[11	reg	•] []]		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				111 5	cyc	ies
Code	MSB	5						LSB			
	0	1	1	ir	0	1	0	1	65H	/75H	- *
*	i	r	N	Iner	noni	с	Co	de			
	IX	0	LD) [>	<], [H	IL]	65	Н			
	IY	1	LD) [I\	′], [⊦	IL]	75	н			
Flag	11	10	U	D	N	V	С	Z			
	_	-	-	-	-	-	-	-			
Mode			giste giste								
Example	S	et V	alue				R	esul	t		
	r:.		ri 11	,	r:1		SC SC				
	[ir	1	[HL	-1	[ir]	L	HL]	N	V	0	7

5AH

42H

42H

N V C Z

42H

Function	r ←	[IX]			Flag	11	10	U	D	Ν	V	С	Ζ			
	Loa	ds tł	ne content of the	e data m	emory that		-	_	_	_	_	_	_	_			
	has	beer	n address specif	ied by tł	ne IX register												
	into	the	r register (A/B/	L/H).		Mode	Src:	Re	giste	er in	dired	ct					
	The	con	tent of the XP re	gister be	ecomes the		Dst:	Re	giste	er di	rect						
	page	e ado	lress of the data	memory	(MODEL2/3).				-								
Code						Example	S	et V	alue	•			Re	esult			
Coue	MSB	5	0 1 1	LSB	<u>.</u>			.	[IX	1	r	ſ	IX]		S	SC	
	0	1	0 <u>r</u> 1	1 0	46H/4EH/56H/5EH	1*				1	1	L		Ν	V	С	Z
*	I	r	Mnemonic	Code			5A	Н	42H	ł	42H	4	2H	-	-	-	—
	Α	00	LD A, [IX]	46H													
	В	01	LD B, [IX]	4EH													
	L	10	LD L, [IX]	56H													
	Н	11	LD H, [IX]	5EH													

Function	[BR: <i>ll</i>] ← [IX] Loads the content of the data memory [IX]	Code	MSB 0 1	1	1 1	1 1	LSB 0	7EH	
	into the data memory [BR: <i>ll</i>]. The data memory [BR: <i>ll</i>] address has been specified				11			11	
	by the content of the BR register (upper byte specification) and the 8-bit absolute address <i>ll</i>	Flag	l1 l0	U	D N	V C	Ζ		
	(lower byte specification). The data memory [IX] address has been specified by the IX register. The content of the EP register becomes the	Mode	Src: Re Dst: 8-t	•		<u>- -</u> t	-		
	page address of the data memory [BR: <i>ll</i>] and	Example	Set V	/alue		R	esul	t	
	the content of the XP register becomes the page address of the data memory [IX] (MODEL2/3).		[BR: <i>ll</i>]	[IX]	[BR: <i>li</i>] [IX]	N	SC V C	Z

5AH

5AH

42H

42H

42H

42H

42H

42H

Function $[HL] \leftarrow [IX]$	Code	MSB					1	LSB		
Loads the content of the data memory [IX]		0	1	1 0	1	1	1	06	EH	
into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX] address has	Flag	1	IO	U D 	N -	V _	C -	Z -		
been specified by the IX register	Mode		•	ister ir ister ir						
content of the XP register becomes the page	Example	Se	t Val	lue			Re	esult		
address of the data memory [IX] (MODEL2/3).		[HL]]	[IX]	[HL]	[IX]	N	SC V C	Z

Function [ir] \leftarrow [IX]

Loads the content of the data memory [IX] into the data memory [ir]. The data memory [IX] address has been specified by the IX register. The data memory [ir] address has been specified by the ir register (IX/IY). The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code		MSB 0	3	1	ir	0	1	1	LSB 0	66H/76H*
	*	i	r	N	Iner	noni	с	Co	de	
		IX	0	L) [I)	K] , [I	X]	66	зH	
		IY	1	L) [I	/] , [l	X]	76	ън	
Flag		11	10	U	D	Ν	V	С	Z	
		-	-	-	-	-	-	-	—	

Mode Src: Reg

Src: Register indirect Dst: Register indirect

Example	Set V	/alue		Re	esult			
	[1]/1	ri V1	[1]/1	ri V1		S	С	
	[IY]	[IX]	[IY]	[IX]	Ν	V	С	Ζ
	5AH	42H	42H	42H 42H		-	_	_

Function	Loa	r ← [IY] Loads the content of the data memory that has been address specified by the IY register							5	Mode	Src: Register indirect Dst: Register direct					
			r re						le I I register	Example	Set \	/alue				
	The	con	tent	of th	ne Y	'P re	gist	er be	comes the (MODEL2/3).		r	[IY]	r			
Code	MSE							LSB			5AH	42H	42H			
Couc	0	1	0	I	ŗ	1	1	1	47H/4FH/57H/5FH	! *						
*		r	N	/Iner	noni	ic	Cc	de								
	Α	00	L	D A	۸, [I۱	[]	47	7H								
	В	01	L	D E	3, [I\	[]	4F	FΗ								
	L	10	L	D L	., [IY]	57	7H								
	Н	11	L	D ⊦	۱, [I۱	[]	5F	FΗ								
Flag	11	10	U	D	Ν	V	С	Z								
								1								

S1C88 CORE CPU MANUAL

Result

Ν

[IY]

42H

SC

V C Z

Function $[BR:ll] \leftarrow [IY]$

Loads the content of the data memory [IY] into the data memory [BR:11]. The data memory [BR:11] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The data memory [IY] address has been specified by the IY register.

The content of the EP register becomes the page address of the data memory [BR:ll] and the content of the YP register becomes the page address of the data memory [IY] (MODEL2/3).

	Code	MSB 0	1	1	1	1	1	1	LSB 1	7FH		
					l	l		, , , ,		11		
,	Flag	11	10	U	D	Ν	V	С	Ζ			
		-	-	-	-	-	-	-	-			
	Mode			giste oit ab		direc ute	t					
	Example	S	et V	alue				R	esult			
		[BR	.11	[IY	, r	BR: <i>11</i>	1	IY]		S	С	
		ы]	LLL.	ון ני	שה.וו	1	[11]	Ν	V	С	

42H

42H

42H

5AH

Function	[HL] \leftarrow [IY] Loads the content of the data memory [IY]	Code	MSB 0 1	1	0	1 '	1 1	LSB 1 6FH
	into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY] address has	Flag	1 0 - -	U -	D -	N \ 	/ C 	Z -
	been specified by the IY register. The content of the EP register becomes the page address of the data memory [HL] and the	Mode	Src: Register indirect Dst: Register indirect					
	content of the YP register becomes the page	Example	Set \	/alue			R	esult
	address of the data memory [IY] (MODEL2/3).		[HL]	[IY]	[]	HL]	[IY]	SC N V C Z

ſΙΥ]

Loads the content of the data memory [IY] into the data memory [ir]. The data memory [IY] address has been specified by the IY register. The data memory [ir] address has been specified by the ir register (IX/IY). The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code		MSE				-			LSB	
		0	1	1	ir	0	1	1	1	67H/77H *
*		i	r	Mnemonic				Сс	de	
		IX	0	L) [I)	<], [ľ	Y]	67	ΥH	
		IY	1) [I			77	ΥH	

into tocution	[11]	c 5. j		,,,,,,		mm	,,,,,,	
Flag	11	10	U	D	Ν	V	С	Z
	_	-	-	-	-	-	-	-
Mode	Src: Dst:		0					
Example	S	et V	alue				R	es

5AH

42H

42H

42H

le	Set \	/alue		Result						
	[1/1	[IY]	riv1	[][1]		S	С			
	[IX]	[[1]]	[IX]		Ν	V	С	Ζ		
	5AH	42H	42H	42H	-	-	-	Ι		

Function	[ir] ← [IY]	
	T	

Function $r \leftarrow [IX+dd]$

Loads the content of the data memory that has been address specified by the sum of the content of the IX register and the displacement dd into the r register (A/B/L/H). The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register becomes the page address of the data memory (MODEL2/3). Flag

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	-	-	-	-

Mode Src: Register indirect with displacement Dst: Register direct

Example

Set \	/alue		Result								
-	וועייייי		[] V . dd]		SC						
r	[IX+dd]	ſ	[IX+dd]	Ν	V	С	Ζ				
5AH	42H	42H	42H	-	-	-	-				

Code



Function $[HL] \leftarrow [IX+dd]$

Loads the content of the data memory [IX+dd] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX+dd] address has been specified by the sum of the content of the IX register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the

page address of the data memory [IX+dd] (MODEL2/3).



Mode Src: Register indirect with displacement Dst: Register indirect

Example

le	Set \	/alue		Result							
	[HL]	[[V , dd]		[]V. dd]	SC						
	[nl]	[IX+dd]	[nl]	[IN+aa]	Ν	V	С	Ζ			
	5AH	42H	42H	42H	-	-	-	-			

Function [ir] \leftarrow [IX+dd]

Loads the content of the data memory [IX+dd] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IX+dd] address has been specified by the sum of the content of the IX register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX

specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

-			-	0						
Code		MSE	3						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	1	1	ir	1	0	0	0	68H/78H *
					d	d		1		dd
	*	i	r	N	/ner	non	c	Со	de	
		IX	0	LD	[IX],	[IX-	⊦dd]	68	ВН	
		IY	1	LD	[IY],	IX-	⊦dd]	78	BH	
Flag		11	10	U	D	Ν	V	С	Z	Ì
		-	-	-	-	-	-	-	-	
Mode				•	er ind er ind			th di	ispla	acement

Example

Set \	/alue		Result							
[i=1	וואייייי	[:-]	[]V , dd]	SC						
[ir]	[IX+dd]	[ir]	[IX+dd]	Ν	V	С	Ζ			
5AH	42H	42H	42H	_	_	_	-			

Function $r \leftarrow [IY+dd]$

Loads the content of the data memory that has been address specified by the sum of the content of the IY register and the displacement dd into the r register (A/B/L/H). The displacement dd is handled as signed data and the range is -128 to 127. The content of the YP register becomes the page address of the data memory (MODEL2/3).

LSB

41H

49H

51H

59H

0 CEH

dd

1 41H/49H/51H/59H*



10

А 00

В

L н 11 LD A, [IY+dd]

LD L, [IY+dd]

LD H, [IY+dd]

01 LD B, [IY+dd]

Mode

Flag

Src: Register indirect with displacement Dst: Register direct

Example

11 10 U D Ν

Set \	/alue		Re	sult			
-	[IY+dd]	-	[]//		S	С	
I	[i i +aaj	I	[IY+dd]	Ν	V	С	Ζ
5AH	42H	42H	42H	-	-	-	Ι

Ζ

Function $[HL] \leftarrow [IY+dd]$ Code MSB LSB Loads the content of the data memory 1 1 0 0 1 1 1 0 CEH [IY+dd] into the data memory [HL]. The data 0 1 1 0 0 0 0 1 61H memory [HL] address has been specified by the HL register. The data memory [IY+dd] d d dd address has been specified by the sum of the content of the IY register and the displace-Flag 11 10 U D Ν V С Ζ ment dd. The displacement dd is handled as signed Mode Src: Register indirect with displacement data and the range is -128 to 127. Dst: Register indirect The content of the EP register becomes the page address of the data memory [HL] and Result Example Set Value the content of the YP register becomes the SC page address of the data memory [IY+dd] [HL] [IY+dd] [HL] [IY+dd] V C Ν Ζ (MODEL2/3). 5AH 42H 42H 42H

Function	[ir] ← [IX+dd] Loads the content of the data memory [IY+dd] into the data memory [ir]. The data	Code	MSB	1	0 0	1	1	1	LSB 0	СЕН
	memory [ir] address has been specified by the		0	1	1 ir	1	0	0	1	69H/79H *
	ir register (IX/IY). The data memory [IY+dd] address has been specified by the sum of the			1	d	d				dd
	content of the IY register and the displace-	*	ir		Mne	moni	с	Co	de	
	ment dd.		IX	D L	D [IX], [IY-	⊦dd]	69	Н	
	The displacement dd is handled as signed data and the range is -128 to 127.		IY 1	1 L	D [IY.], [IY+	⊦dd]	79	Н	
	The content of the XP register (at time of IX	Flag	1	0 1	U D	Ν	V	С	Ζ	Ì
	specification) or the YP register (at time of			- -		-	-	-	-	
	IY specification) becomes the page address of the data memory (MODEL2/3).	Mode	Src: F Dst: F	•				th di	spla	icement
		Example	Set	Val	ue			R	esu	t
			[ir]	[IY	(+dd]	[ir]	[IY	′+dd]		SC

5AH

42H

42H

42H

SC

V С Ζ

Function $r \leftarrow [IX+L]$ 11 D Ν Flag 10 U V С Ζ Loads the content of the data memory that has been address specified by the sum of the content of the IX register and the content of Mode Src: Register indirect with index register the L register into the r register (A/B/L/H). Dst: Register direct The content of the L register is handled as Set Value Example Result signed data and the range is -128 to 127. The content of the XP register becomes the [IX+L] [IX+L] r r page address of the data memory (MODEL2/3). Ν 5AH 42H 42H 42H Code MSB LSB 1 0 0 1 1 0 CEH 1 1 0 0 1 r 0 1 0 42H/4AH/52H/5AH* * Mnemonic Code r 00 LD A, [IX+L] 42H A 01 В LD B, [IX+L] 4AH L 10 LD L, [IX+L] 52H LD H, [IX+L] 5AH н 11

Function $[HL] \leftarrow [IX+L]$

Loads the content of the data memory [IX+L] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX+L] address has been specified by the sum of the content of the IX register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the page address of the data memory [IX+L] (MODEL2/3).

Code	MSE							LSB	
	1	1	0	0	1	1	1	0	CEH
	0	1	1	0	0	0	1	0	62H
Flag	11	10	U	D	Ν	V	С	Ζ	
	_	-	-	-	-	-	-	-	

Mode

Src: Register indirect with index register Dst: Register indirect

Example	Set \	/alue	Result							
	[HL]	[IV - I]	г ш 1	[] V - I 1		S	С			
	[nl]	[IX+L]	[nl]	[IX+L]	Ν	V	С	Ζ		
	5AH	42H	42H	42H	-	-	-	Ι		

Function [ir] \leftarrow [IX+L]

Loads the content of the data memory [IX+L] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IX+L] address has been specified by the sum of the content of the IX register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

,		-	0						
Code	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	0	1	1	ir	1	0	1	0	6AH/7AH *
*	i	r	N	Iner	noni	c	Co	de	Ì
	IX	0	LD	[IX]], [IX	+L]	6A	ΝH	
	IY	1	LD	[IY]], [IX	+L]	7 <i>F</i>	λH	
Flag	I 1	10	U	D	Ν	V	С	Ζ]
	_	-	-	-	-	-	-	-	
Mode			giste giste				th in	dex	register
			9.010						
Example	S	et V	alue				R	esu	lt

'	Set V	/alue		Re	esult			
	[ir]	[IX+L]	[ir]	п у н 1		S	С	
	[II]	[IN+L]	[ir]	[IX+L]	Ν	V	С	Ζ
	5AH	42H	42H	42H	_	_	-	-

h

Function $r \leftarrow [IY+L]$

Loads the content of the data memory that has been address specified by the sum of the content of the IY register and the content of the L register into the r register (A/B/L/H). The content of the L register is handled as signed data and the range is -128 to 127. The content of the YP register becomes the page address of the data memory (MODEL2/3).

Code		MSE	3						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	1	0	I		0	1	1	43H/4BH/53H/5BH*
	*		r	N	Iner	noni	ic	Co	de	Ì
		Α	00	LD) A,	[IY-	+L]	43	зH	
		В	01	LD) В,	[IY-	⊦L]	4E	ВН	
		L	10	LC) L,	[IY-	-L]	53	ВН	
		Н	11	LD) Н,	[IY-	+L]	5E	ЗH	

11 10 U D N V C Z
V C
Ν
D
U
10
11

Mode Src: Register indirect with index register Dst: Register direct

Flag

Set \	/alue		Re	sult			
_	[]]	-	EIX . 1 1		S	С	
ſ	[IY+L]	ſ	[IY+L]	Ν	V	С	Ζ
5AH	42H	42H	42H	-	-	-	-

Function [HL] \leftarrow [IY+L]

Loads the content of the data memory [IY+L] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY+L] address has been specified by the sum of the content of the IY register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY+L] (MODEL2/3).

Code	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	0	1	1	0	0	0	1	1	63H
Flag	11	10	U	D	Ν	V	С	Z	
	_	-	-	-	-	-	-	-	
Mode			•		direa direa		th in	dex	register
Example	S	et V	alue				R	esu	lt
									SC

[HL]

42H

[IY+L

42H

NV

[IY+L]

42H

[HL]

5AH

Function [ir] \leftarrow [IY+L]

Loads the content of the data memory [IY+L] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IY+L] address has been specified by the sum of the content of the IY register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Lj inio iocui			-						
Code	MSB							LSB	3
	1	1	0	0	1	1	1	0	CEH
	0	1	1	ir	1	0	1	1	6BH/7BH*
*	i	r	N	Iner	non	с	Co	de]
	IX	0	LD	[IX]	, [IY	+L]	6E	ЗH	
	IY	1	LD	[IY]	, [IY	+L]	7E	ЗH	
		_					-		
Flag	11	10	U	D	Ν	V	С	Z	
Flag	1 _	10 —	U -	D -	N -	V _	C -	Z -	
Flag Mode	_	– Re	_ giste	- er in	– direo	– ct wi	-	-	register
0	- Src: Dst:	– Re	_ giste	er in er in	– direo	– ct wi	– th in	-	5

5AH

42H

42H

42H

Function	Loads the content of	f the rp' register (BA/HL/ egister (BA/HL/IX/IY).	Flag	I1 I0 U D N V C Z - - - - - - - - Src: Register direct Dst: Register direct -									
Code	MSB	LSB	Mode										
			Example	Set \	/alue	Result							
	1 1 1 0 r	p rp' *		rn	rn'	m	rp'	SC					
*	rp' BA HL	IX IY		rp	rp'	rp	ιp	Ν	V C	Z			
	rp (0,0) (0,1)) (1,0) (1,1)		3521H	E964H	E964H	E964H	-		-			
	BA(0,0) E0H E1H	E2H E3H							(rp	≠rp')			
	HL(0,1) E4H E5H	E6H E7H											
	IX(1,0) E8H E9H	I EAH EBH											
	IY(1,1) ECH EDH	I EEH EFH											

Function	$BA \leftarrow PC + 2$ Loads the content of the program counter (PC)	Mode	Mode Src: Register direct Dst: Register direct										
	into the BA register. The value that has been loaded is top address of this instruction $+ 2$.	Example	Set \	/alue		Result							
Code	MSB LSB		BA	A PC	BA	PC	N	S V	SC CZ				
	1 1 0 0 1 1 1 1 CFH		3521H	E964H	E964H	E964H	-	_	-	—			
	1 1 1 1 1 1 0 0 1 F9H												
Flag	11 10 U D N V C Z												

Function	BA \leftarrow SP Loads the content of the stack pointer (SP) into the BA register.					Mode	Src: Register direct Dst: Register direct									
Code						Example	Set \	/alue	Result							
	MSB					l	SB		DA	0.0		0.0	SC			
	1 1	0	0	1	1	1	1 CFH		BA	SP	BA	SP	Ν	V	С	Ζ
	1 1	1	1	1	0	0	0 F8H		3521H	E964H	E964H	E964H	_	_	-	-
Flag	11 10	U	D	N	V	С	Z									
rug		0	D	IN	v	C	2									
		_	-	-	-	-	-									
Ζ

Function	$HL \leftarrow PC + 2$ Loads the content of the proginto the HL register. The value		Mode	Src: Register direct Dst: Register direct						
	loaded is top address of this i		Example	Set \	/alue		Re	sult		
<i>.</i> .	1		HL PC			PC	SC			
Code		LSB		пс	PC	HL	PC	Ν	V	(
		1 CFH		3521H	E964H	E964H	E964H	Ι	-	
	1 1 1 1 0 1 0	1 F5H		·						
Flag	11 10 U D N V C	Z								
		-								

Function	$HL \leftarrow SP$ Loads the content of the stack pointer (SP)	Mode	Src: Register direct Dst: Register direct							
	into the HL register.	Example	Set Value		Result					
Code	MSB LSB		HL SI	, HL	SP	SC				
	1 1 0 0 1 1 1 1 CFH				5P	Ν	V	С	Ζ	
	1 1 1 1 0 1 0 F4H		3521H E96	H E964H	E964H	-	-	-	-	
Flag	11 I0 U D N V C Z									

Function	$IX \leftarrow SP$ Loads the content of the stack pointer (SP) into the IX register.								Mode Examj	
Code	MSE 1	3	0	0	1	1	1	LSB	CFH	1
	1	1	1	1	1	0	1	0	FAH	
Flag	11	10	U	D	Ν	V	С	Z	1	
	-	_	-	-	-	_	-	-		

- - - -

- | - | -

_

de	Src: Register of Dst: Register of	
ample	Set Value	F

Src: Register direct

Dst: Register direct

Set \	/alue		Result							
IV	SP	IV	00	SC						
IX	5P	IX	SP	Ν	۷	С	Ζ			
3521H	E964H	E964H	E964H	_	-	_	-			

Mode

Function		ds tl	he c				e sta	ck p	pointer (SP)
Code	MSE 1	3	0	0	1	1	1	LSB	CFH
	1	1	1	1	1	1	1	0	FEH
Flag	11	10	U	D	Ν	V	С	Z	
	_	_	_	-	_	_	_	_	

Example	Set \	/alue	Result					
	IY	SP	IY	SP	SC			
	IŤ	32	IT	32	Ν	V	С	Ζ
	3521H E964H		E964H	E964H	-	-	-	-

			1 0								•	
Function	Loads t	-	e rp register (BA/HL	Mode	Src: Register direct Dst: Register direct							
	$1\Lambda/11$)	into the stack po	linter (Sr).	Example	Set \	/alue		Re	sult			
Code	MSB		LSB	···· 1	SP		SP		5		SC	
	1 1	0 0 1 1	1 1 CFH		55	rp	58	rp	Ν	V	С	Ζ
	1 1	1 1 0 0	rp F0H–F3H*		3521H	E964H	E964H	E964H	-	-	-	-
		Manager	Quilt									
*	rp	Mnemonic	Code									
	BA 00	LD SP, BA	F0H									
	HL 01	LD SP, HL	F1H									
	IX 10	LD SP, IX	F2H									
	IY 11	LD SP, IY	F3H									
Flag	11 10	UDNV	CZ									
1			<u> </u>									

Function	[hh <i>ll</i>] ← rp(∟), [hh <i>ll</i> +1] ← rp(н)	Mode				
	Stores the lower byte of the rp register (BA/					
	HL/IX/IY) in the address hhll of the data	Examp				
	memory and stores the upper byte in the					
	following address hhll+1.					
	The content of the EP register becomes the					
	page address of the data memory (MODEL2/3).					
	· · · · · ·					

Code		MSE	3						LSB	
		1	0	1	1	1	1	r	p	BCH-BFH*
					l	l	ı — —	ı — —	ı — —	11
				1	h	h		ı ı	ı ı	hh
	*	r	р	Ν	Iner	noni	с	Co	de	Ì
		BA	00	LD	[hł	n <i>ll</i>],	BA	BC	ЭН	
		HL	01	LD	[hł	1 <i>ll</i>],	HL	BD	ЭН	
		IX	10	LD) [h	h <i>ll</i>],	IX	BE	ΕH	
		IY	11	LD) [h	h <i>ll</i>],	IY	BF	FΗ	
Flag		11	10	U	D	Ν	V	С	Z	
		-	-	-	-	-	-	-	-	

Src: Register direct Dst: 16-bit absolute

nle

Set Value	Result								
rp	[bb <i>11</i>]	[hh <i>ll</i> +1]	rp						
ιþ	[111111]	[[]]]	ιp	Ν	V	С	Ζ		
E964H	64H	E9H	E964H	-	-	-	-		

Function	 (hhll) ← SP(L), [hhll+1] ← SP(H) Stores the lower byte of the stack pointer (SP) in the address hhll of the data memory and stores the upper byte in the following address hhll+1. The content of the EP register becomes the page address of the data memory (MODEL2/3). 								ck pointer lata memory following ecomes the	Mod Exa
Code	<i>lode</i> MSB						1	LSE 1	CFH	
	0	1	1	1	1	1	0	0	7CH	
		ı		1	l		ı 1		11	
				h	h				hh	

Ζ

Mode Src: Register direct Dst: 16-bit absolute

Example

Set Value		Result										
SP	[bb <i>11</i>]	[hh <i>ll</i> +1]	SP	SC								
5	[[]]]	[[]]]	5	Ν	V	С	Ζ					
E964H	64H	E9H	E964H	-	-	-	-					

Function [HL] \leftarrow rp(L), [HL+1] \leftarrow rp(H)

IO U D N V C

_ | _

11

Flag

Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the content of the HL register and stores the upper byte in the following address.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code		MSB							LSB	
		1	1	0	0	1	1	1	1	CFH
		1	1	0	0	0	1	r	þ	C4H–C7H *
	*	r	р	Mnemonic				Со	de	
		ΒA	00	LD [HL], BA				C2	ιH	
		HL	01	LD) [H	L], ł	ΗL	C5	5H	
		IX	10	L) [⊦	IL], I	IX	Ce	SН	
		IY	11	L) [⊦	IL], ∣	IY	C7	Ή	
Flag		11	10	U	D	Ν	V	С	Z]
		-	-	-	-	-	_	-	-	

Mode	Src: Register direct
	Dst: Register indirect

Example

Set Value		Result								
rn	[HL]	[HL+1]	rn							
rp	נייבן	[i i ⊑ Ŧ i]	rp	Ν	V	С	Ζ			
E964H	64H	E9H	E964H	-	-	-	-			

Function [IX] \leftarrow rp(L), [IX+1] \leftarrow rp(H) Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the content of the IX register and stores the upper byte in the

> following address. The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

Flag

	MSE	5						LSB	
	1	1	0	0	1	1	1	1	CFH
	1	1	0	1	0	1	r	р	D4H–D7H*
*	r	р	N	Iner	noni	с	Co	de	1
	BA	00	L) [I)	X], E	ΒA	D4	1H	
	HL	01	L) [I)	X], ⊦	۱L	D	5H	
	IX	10	L	D [l	X], I	Х	De	δH	
	IY	11	L	D [l	X], I	Y	D7	7H	
	11	10	U	D	N	V	С	Z	
	_	-	-	-	-	-	-	-	

Mode Src: Register direct Dst: Register indirect

Example

Set Value		Result										
rp	[IX]	[IX+1]	rp									
ιp	[17]	[1711]	ιp	Ν	V	С	Ζ					
E964H	64H	E9H	E964H	-	-	-	-					

Function [IY] \leftarrow rp(L), [IY+1] \leftarrow rp(H)

Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the content of the IY register and stores the upper byte in the following address. The content of the YP register becomes the

page address of the data memory (MODEL2/3).



Mode	Src: Register
	Dst: Register

Example

S	Set Value		Result									
	rp	[IY]	[IY+1]	rn	SC							
	īΡ	[,,]	[[]]	IY+1] rp N		V	С	Ζ				
	E964H	64H E9H		E964H	-	-	-	-				

direct

indirect

Function $[SP+dd] \leftarrow rp(L), [SP+dd+1] \leftarrow rp(H)$
Stores the lower byte of the rp register (BA/
HL/IX/IY) in the address of the data memory
that has been specified by the sum of the
content of the SP and the displacement dd,
and stores the upper byte in the following
address.

The displacement dd is handled as signed data and the range is -128 to 127.

Code

	MSB	3						LSB	
	1	1	0	0	1	1	1	1	CFH
	0	1	1	1	0	1	rι	c	74H–77H
				d	d				dd
*	r	р	N	Iner	noni	с	Co	de	1
	ΒA	00	LD) [S	P], E	ЗA	74	Н	
	ΗL	01	LD) [S	P], ł	ΗL	75	iΗ	
	IX	10	L) [S	6P],	IX	76	θH	
	IY	11	L) [S	6P],	IY	77	Ή	
									-

Flag | |1 |0 U D N V - - - - - - -

Mode Src

Src: Register direct Dst: Register indirect with displacement

Example

Set Value	Result								
rp	[SP.dd]	[SP+dd+1]	rn	SC					
ιþ	[SF T uuj		rp	Ν	V	С	Ζ		
E964H	64H	E9H	E964H	-	-	-	-		

C Z

_

Function	Loa	p ← mmnn Loads the 16-bit immediate data mmnn int he rp register (BA/HL/IX/IY).							a mmnn into	Mode	Src: Immediate data Dst: Register direct Set Value Result								
Code	MSE		0					LSB		Example	Set	/alue		Re	sult				
Coue		,	0		0	4			C4H–C7H*		rp	mmnn	rp	mmnn		S			
	_	I	0	0	0	I	r	5	C4H-C/H*		۰. م		.6		Ν	V	С	Ζ	
				n	n				nn		3521H	E964H	E964H	E964H	-	-	-	-	
				m	m		1		mm										
*	r	р	M	Inem	noni	с	Co	de											
	BA	00	LD	BA,	#mn	nnn	C4	ιH											
	HL	01	LD	HL,	#mn	nnn	C5	БH											
	IX	10	LD	IX, ‡	#mm	nn	Ce	SН											
	IY	11	LD	IY,≢	#mm	nn	C7	Ή											
Flag	11	10	U	D	Ν	V	С	Ζ	-										
1 mg	-	-	-	-	-	-	-	-											

Function	SP \leftarrow mmnn Loads the 16-bit imme the stack pointer (SP).		Mode	Src: Immediate data Dst: Register direct							
Code	MSB	LSB	Example		/alue			esult	S	С	
	1 1 0 0 1 1	1 1 CFH		SP	mmnn	SP	mmnn	Ν	V	С	Ζ
	0 1 1 0 1 1	1 0 6EH		3521H	E964H	E964H	E964H	-	-	-	-
	n n	nn									
	mm	mm									
Flag	I1 I0 U D N V 	C Z 									

Function	$rp(L) \leftarrow [hhll], rp(H) \leftarrow [hhll+1]$
	Loads the content of the data memory that
	has been address specified by the 16-bit
	immediate data hhll into the rp register (BA/
	HL/IX/IY) as the lower byte and loads the
	content of the following address as the upper
	byte.
	The content of the FP register becomes the

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Mode	Src: 16-bit absolute
	Dst: Register direct

Example	S	et Valu	e		Re	sult		
	rp	[bb <i>]/</i>]	[hh <i>ll</i> +1]	rp	SC			
	10	[11111]	[111.1.1 1]	10	Ν	V	C Z	
	3521H	64H	E9H	E964H	_	_	_	-

Function SP(L) \leftarrow [hh*ll*], SP(H) \leftarrow [hh*ll*+1] Loads the content of the data memory that has been address specified by the 16-bit immediate data hhll into the stack pointer (SP) as the lower byte and loads the content of the following address as the upper byte. The content of the EP register becomes the page address of the data memory (MODEL2/3).

0

1 1

h h

_ _

1 1 1

0

0

_

LSB

1

0

Ζ

CFH

78H

11

hh

Mode Src: 16-bit absolute

Dst: Register direct

Example	S	et Valu	е	Result					
	SP	[hh <i>ll</i>]	[hh/l+1]	٩٥ ٩	SP SC				
	3	[mu]	[[[[]]][[][]	SP	Ν	V	С	Ζ	
	3521H	64H	E9H	E964H	-	-	-	-	

Flag

Code

MSB

1

0 1 1 1 1

11

1 0

10

υ D Ν V С

Function $rp(L) \leftarrow [HL], rp(H) \leftarrow [HL+1]$ Loads the content of the data memory that has been address specified by the HL register into the rp register (BA/HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte. The content of the EP register becomes the page address of the data memory (MODEL2/3). Code MOD

Coae		MSE	5						LSB	
		1	1	0	0	1	1	1	1	CFH
		1	1	0	0	0	0	r	þ	C0H-C3H*
	*	r	р	N	Iner	noni	с	Сс	de	1
		ΒA	00	LD) B/	۹, [⊢	IL]	C	ЭН	
		HL	01		н	_, [⊢	IL]	C	1H	
		IX	10	L	XI C	(, [H	L]	C2	2H	
		IY	11) IY	′, [H	L]	C	ЗH	
Flag		11	10	U	D	Ν	V	С	Z	
1 145		_	-	_	-	_	-	-	-	
		1	1	1	1		1	1	1	

Mode	Src:	ļ
	-	

Register indirect Dst: Register direct

Example	S	et Valu	Set Value				Result				
	rp	[HL]	[HL+1]	rn		S	С				
	ιp	[i i⊑]	[[]][]]	rp	Ν	۷	С	Ζ			
	3521H	64H	E9H	E964H	_	-	-	-			

Function $rp(L) \leftarrow [IX], rp(H) \leftarrow [IX+1]$ Loads the content of the data memory that
has been address specified by the IX register
into the rp register (BA/HL/IX/IY) as the
lower byte and loads the content of the
following address as the upper byte.
The content of the XP register becomes the
page address of the data memory (MODEL2/3).

Cod

Code		MSE	3						LSB	
		1	1	0	0	1	1	1	1	CFH
		1	1	0	1	0	0	r	р	D0H-D3H*
	*	r	р	Ν	Iner	noni	с	Co	de	Ì
		ΒA	00	L	D B	A, [l	X]	D)H	
		HL	01	L	ΣН	L, [l]	X]	D1	IH	
		IX	10	L	D I)	<, [I)	(]	D2	2H	
		IY	11	L	DI	7, [I)	(]	D3	ЗH	
Flag		11	10	U	D	Ν	V	С	Z	
		_	-	-	-	-	-	_	-	

Mode Src: Register indirect Dst: Register direct

Example	S	et Valu	e	Result						
	rp	[IX]	[IX+1]	rp	SC					
	ιþ	[IV]	[[]]	īΡ	Ν	V	С	Ζ		
	3521H	64H	E9H	E964H	_	-	-	—		

	-		r o
Funct	ion	rp(L) ← [IY], rp(H) ← [IY+1]	Mode
		Loads the content of the data memory that	
		has been address specified by the IY register	
		into the rp register (BA/HL/IX/IY) as the	Example
		lower byte and loads the content of the	
		following address as the upper byte.	
		The content of the YP register becomes the	
		page address of the data memory (MODEL2/3).	
Code		MSB LSB	
		1 1 0 0 1 1 1 1 CFH	
		1 1 0 1 1 0 rp D8H–DBH*	
	*	rp Mnemonic Code	

LD BA, [IY]

LD HL, [IY]

LD IX, [IY]

LD IY, [IY]

- | -

D8H

D9H

DAH

DBH

_ | _

Mode Src: R Dst: R

Src: Register indirect Dst: Register direct

le	S	et Valu	e		Re	sult		
	rn	riv1	[]V . 1]	rn	SC			
	rp	[11]	[IY] [IY+1] rp	Ν	V	С	Ζ	
	3521H	64H	E9H	E964H	-	-	-	

BA 00

HL 01

IX 10

IY 11

11 10 U D N V C Z

- | - | -

Function $rp(L) \leftarrow [SP+dd], rp(H) \leftarrow [SP+dd+1]$ Loads the content of the data memory that
has been address specified by the sum of the
content of the SP and the displacement dd
into the rp register (BA/HL/IX/IY) as the
lower byte and loads the content of the
following address as the upper byte.
The displacement dd is handled as signed
data and the range is -128 to 127.

Flag 11 10 U D N V - - - - - - -

Mode Src: Register indirect with displacement Dst: Register direct

Example

	Set Value rp [SP+dd] [SP+dd+		Result				
rn			rn	SC			
īΡ	[SF+du]	[3F+00+1]	rp	Ν	۷	C C –	Ζ
3521H	64H	E9H	E964H	-	-	-	-

c z

Code

	MSE	3			LSB								
	1	1	0	0	1	1	CFH						
	0	1	1	1	0	0	r	þ	70H–73H *				
		1		d	d	1		1	dd				
*	rp Mner				noni	с	Co	de					
	ΒA	00	LD	BA,	[SP-	⊦dd]	70)H					
	HL	01	LD	HL,	[SP+dd]		71	Н					
	IX	10	LD	IX,	[SP+	dd]	72	2H					
	IY	11	LD	IY,	[SP+	dd]	73	ВН					

Function	$HL \leftarrow L^* A$	Mode							
	Multiplies the content of the L register by the content of the A register and stores the result	Example	Set V	Res	esult				
	in the HL register.			А		SC			
C . 1.	-		L	А	HL	Ν	V	С	Ζ
Code			00H	64H	0000H	0	0	0	1
	1 1 0 0 1 1 1 0 CEH		64H	58H	2260H	0	0	0	0
	1 1 0 1 1 0 0 0 D8H		A5H	93H	5EBFH	0	0	0	0
Flag	11 I0 U D N V C Z		C8H	A5H	80E8H	1	0	0	0
0	<u> </u>	Note	This inst	truction	cannot b	e us	sed	in th	е
			MODEL	0/2.					

Function	r ← 0 - r
	Subtracta the

Subtracts the content of the r register (A/B) from 0 (creates two compliment) and stores the result in the r register.



Flag	11	10	U	D	Ν	V	С	Ζ
	_	_	*	*	\$	\$	\$	\$

Mode	Register direct											
Example	Set Value	Result										
	r	r SC										
	I	I	Ν	V	С	Ζ						
• D=0, U=0	57H	A9H	1	0	1	0						
	00H	00H	0	0	0	1						
	2BH	D5H	1	0	1	0						
	80H	80H	1	1	1	0						
• D=1, U=0	57	43	0	0	1	0						
• D=1, U=1	57	03	0	0	1	0						

Function	[BR: <i>ll</i>] ← 0 - [BR: <i>ll</i>] Subtracts the content of the data memory	Flag	1 0
	from 0 (creates two compliment) and stores the result in the same address. The data	Mode	8-bit abs
	memory address has been specified by the content of the BR register (upper byte	Example	Set Va
	specification) and the 8-bit absolute address <i>ll</i> (lower byte specification).		[BR: <i>l</i>
	The content of the EP register becomes the page address of the data memory (MODEL2/3).	• D=0, U=0	57H 00H
Code	MSB LSB		2BH
cour			80H
		• D=1, U=0	57
	1 0 1 0 0 1 1 A6H	• D=1, U=1	57

r	11	10	U	D	Ν	V	С	Ζ
	-	-	*	*	\$	\$	\$	\$

osolute

Example	Set Value	Result							
	[BR: <i>11</i>]	[BR: <i>11</i>]		S	С				
	[DR. <i>ll</i>]	[DR.11]	Ν	V	С	Ζ			
• D=0, U=0	57H	A9H	1	0	1	0			
	00H	00H	0	0	0	1			
	2BH	D5H	1	0	1	0			
	80H	80H	1	1	1	0			
• D=1, U=0	57	43	0	0	1	0			
• D=1, U=1	57	03	0	0	1	0			

Function [HL] \leftarrow 0 - [HL]

Subtracts the content of the data memory that has been address specified by the HL register from 0 (creates two compliment) and stores the result in that address.

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Mode	Register indirect

Example	Set Value	Result							
	гш т	г ш і 1		S	С				
	[HL]	[HL]	Ν	V	С	Ζ			
• D=0, U=0	57H	A9H	1	0	1	0			
	00H	00H	0	0	0	1			
	2BH	D5H	1	0	1	0			
	80H	80H	1	1	1	0			
• D=1, U=0	57	43	0	0	1	0			
• D=1, U=1	57	03	0	0	1	0			

Function	No Operation	Code	MSB						LSB				
	Expends 2 cycles without doing an operation		1	1	1	1	1	1	1	1 F	FFH		
	that otherwise exerts an affect. The program counter (PC) is incremented (+1).	Flag	1 _	10 -	U -	D -	N _	V _	C -	Z -			

Function	$\mathbf{A} \leftarrow \mathbf{A} \lor \mathbf{r}$ Takes a logical sum of the content of the r register (A/B) and the content of the A register and stores the result in the A register.									Mode Example	Src: Dst:
Code MSB LSB									1		A
	0	0	1	0	1	0	0	r	28H/29H *		321
*		r	Ν	Iner	noni	ic	Со	de)		86
	Α	0	(OR	A, <i>A</i>	١	28	ΒH			
	В	1		OR	A, E	3	29	H			
Flag	11	10	U	D	Ν	V	С	Ζ]		
	-	-	-	-	\$	-	-	↕			
									-		

Src:	Register direct	
Dst:	Register direct	

Set \	/alue	Result						
۸	В	^	SC					
A	Б	A	Ν	V	С	Ζ		
32H	6CH	7EH	0	-	-	0		
86H	41H	C7H	1	_	-	0		

Function	$\mathbf{A} \leftarrow \mathbf{A} \lor \mathbf{nn}$	 Src: Immediate data Dst: Register direct						
	Takes a logical sum of the 8-bit immedia data nn and the content of the A register stores the result in the A register.	Set V		ect	Resu	ult	ılt	
Code	C	А	nn	А		SC		
Coue	MSB LSB				N	V (Z	
		32H	6CH	7EH	0	- -	Ĭ	
	n n n	86H	41H	C7H	1		- 0	J
Flag	I1 I0 U D N V C Z							
	$ - - - \downarrow \downarrow - - \downarrow $							

Function	$A \leftarrow A \lor [BR:ll]$ Takes a logical sum of the content of the data memory and the content of the A register and	Flag	1 0 	U D 	N V ↓ -	C -	Z ¢		
	stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte	Mode	Src: 8-b Dst: Re						
	specification) and the 8-bit absolute address <i>ll</i>	Example	Set V	Result					
	(lower byte specification). The content of the EP register becomes the		А	[BR: <i>ll</i>]	А	N	S V	C C	Z
	page address of the data memory (MODEL2/3).		32H	6CH	7EH	0	-	-	0
Code	MSB LSB 0 0 1 0 1 1 0 0 2CH		86H	41H	C7H	1	_	-	0

Function	A ← A ∨ [hh//] Takes a logical sum of the content of the data memory that has been address specified by	Flag	1 0 - -	UD – –	N V ↓ -	C -	Z ¢		
	the 16-bit absolute address hh <i>ll</i> and the content of the A register and stores the result	Mode							
	in the A register. The content of the EP register becomes the	Example		gister dii √alue		Re	sult		
	page address of the data memory (MODEL2/3).		A	[hh <i>ll</i>]	A	SC			
Code	MSB LSB		2011		7511	N	V	С	<u> </u>
coue	0 0 1 0 1 1 0 1 2DH		32H 86H	6CH 41H	7EH C7H	0	-	-	0
			801	4111	СЛ	1	-	_	0
	h h hh								

Mode

Function $A \leftarrow A \lor [HL]$

Takes a logical sum of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).



1 1

ll

Src: Register indirect Dst: Register direct

Example	Set \	/alue	Result					
	•	ri il 1	٨		S	С		
	A	[HL]	A	Ν	V	С	Ζ	
	32H	6CH	7EH	0	0 – –		0	
	86H	41H	C7H	1 – –			0	

Function $A \leftarrow A \lor [ir]$ Flag 11 Takes a logical sum of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the Mode A register and stores the result in the A register. Example The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3). Code MSB I SB 0 0 1 0 1 1 ir 2EH/2FH*

	<u> </u>	U		U			•		12
*	i	r	Ν	Iner	Со				
	IX	0	О	RA	۹, [I)	<]	Η		
	IY	1	0	R A	۹, [I۱	<u>/]</u>	2F	Ή	

Function $A \leftarrow A \lor [ir+dd]$

> Src: Register indirect Dst: Register direct

Set \	/alue		Result						
٨	[]_]	Λ	SC						
A	[lr]	A	Ν	V	С	Ζ			
32H	6CH	7EH	0	-	-	0			
86H	41H	C7H	1	-	-	0			

Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3). Code MSB LSB 0 CEH 1 1 0 0 1 1 1 0 0 1 0 1 0 0 ir 28H/29H*

			d d	
*	i	r	Mnemonic	Code
	IX	0	OR A, [IX+dd]	28H
	IY	1	OR A, [IY+dd]	29H

dd

Flag

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	\$	-	-	\$

Mode Src: Register indirect with displacement Dst: Register direct

Example

Set \	/alue		Result					
٨	[ابر مام]	^		S	С			
A	[lr+dd]	A	Ν	V	С	Ζ		
32H	6CH	7EH	0	-	-	0		
86H	41H	C7H	1	-	-	0		

Function $A \leftarrow A \lor [ir+L]$

Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

0	-			0						
Code		MSB	3						LSB	
		1	1	0 0 1 1 1 0						CEH
		0	0	1 0 1 0 1 ir 2						2AH/2BH *
	*	i	r	Mnemonic Code					de	Ì
		IX	0	OF	RΑ,	[IX-	+L]	2 <i>A</i>	νH	
		IY	1	OF	RA,	[IY-	+L]	2E	ВН	
Flag		11	10	U	D	Ν	V	С	Ζ	
		_	-	-	-	\$	-	-	€	
										-

Mode Src: Register indirect with index register

Example

Dst: Re	gister di	rect	
Set \	/alue		Result

٦

Λ	fler []	^		S	С	
A	[lr+L]	A	Ν	۷	С	Ζ
32H	6CH	7EH	0	-	-	0
86H	41H	C7H	1	-	-	0

Function	$B \leftarrow B \lor nn$	Flag	1 0 U	D	NΙ	′ C	Z
	Takes a logical sum of the 8-bit immediate			-	\$ -	· _	\$
Code	data nn and the content of the B register and stores the result in the B register. MSB LSB	Mode	Src: Immeo Dst: Regist				
	1 1 0 0 1 1 1 0 CEH	Example	Set Valu	ie		Re	sult
	1 0 1 1 0 1 0 B4H		Вг	าท	В		SC

-	,						- 0		- J				0	
Function		← L ∨ nn								Flag	11	10	U	D
			0		sum of the 8-bit immediate						-	-	-	-
Code		data nn and the content of the L register and stores the result in the L register.							er.	Mode	Src: Dst:			
Coue	1	1	0	0	1	1	1	LSB 0	CEH	Example	5	Set \	/alu	e
	1	0	1	1	0	1	0	1	В5Н		I	_	n	n
				n	n				nn		32	2H	60	Н

nn

n n

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	\$	-	-	\$

6CH

41H

data irect

32H

86H

Set \	/alue		Result							
		-	SC							
L	nn	L	Ν	V	С	Ζ				
32H	6CH	7EH	0	-	-	0				
86H	41H	C7H	1	-	-	0				

7EH

C7H

0

1

Function	$\mathbf{H} \leftarrow \mathbf{H} \lor \mathbf{nn}$ Takes a logical sum of the 8-bit immediate data nn and the content of the H register and	Flag	I1 I0 U D N V C Z - - - - ↓ - ↓								
Code	stores the result in the H register. MSB LSB	Mode	Src: Imr Dst: Reg								
	1 1 0 0 1 1 1 0 CEH	Example	Set \	/alue		Res	sult				
	1 0 1 1 0 1 1 0 B6H		Н	nn	Н	N	S V	C C	Z		
	n n n nn		32H	6CH	7EH	0	-	-	0		
			86H	41H	C7H	1	-	-	0		

Function	$SC \leftarrow SC \lor nn$ Takes a logical sum of the 8-bit immedia	<i>Mode</i> te	Src: In Dst: R									
	data nn and the content of the system condition flag (SC) and sets the result in	the Example	e Set Value Result					sult				
	system condition flag (SC).		SC	nn				S	С			
C 1			30		11	10	U	D	Ν	V	С	Ζ
Code			32H	6CH	0	1	1	1	1	1	1	0
	1 0 0 1 1 1 0 1 9DH		86H	41H	1	1	0	0	0	1	1	1
	n n n											
Flag	I1 I0 U D N V C Z											
	$\uparrow \uparrow \uparrow$											

Function $[BR:ll] \leftarrow [BR:ll] \lor nn$ Takes a logical sum of the 8-bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code



Flag

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	\$	-	-	\leftrightarrow

Mode Src: Immediate data

Dst:	8-bit	absolute
000	0.010	abbolato

Example	Se
---------	----

Set \	/alue		Result						
[DD.11]		[BR: <i>ll</i>]		S	С				
[BR: <i>ll</i>]	nn	[DK. <i>ll</i>]	Ν	V	С	Ζ			
32H	6CH	7EH	0	-	-	0			
86H	41H	C7H	1	_	-	0			

Function	$[HL] \leftarrow [HL] \lor \mathbf{A}$ Takes a logical sum of the content of the A	Flag	I1 I0 U D N V C Z - - - ↓ - - ↓							
	register and the data memory that has been address specified by the HL register and stores the result in that address. The content of the EP register becomes the	Mode Example	Src: Register d Dst: Register ir		Res	Sult		_		
<i>c</i> 1	page address of the data memory (MODEL2/3).	Example				Suit	С	-		
Code	MSB LSB 1 1 0 0 1 1 1 0 CEH		[HL] A	[HL]	N	V	C Z	-		
	0 0 1 0 1 1 0 0 2CH		32H 6CH 86H 41H	7EH C7H	0	_	- 0 - 0	,		

Function	[HL] ← [HL] ∨ nn Takes a logical sum of the 8-bit immediate data nn and the data memory that has been	Flag	I1 I0 U 	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
	address specified by the HL register and stores the result in that address. The content of the EP register becomes the	Mode	Src: Immedi Dst: Registe								
	page address of the data memory (MODEL2/3).	Example	Set Value	•	Result						
Code	MSB LSB		[HL] n	n [HL]	SC NVCZ						
	1 1 0 0 1 1 1 0 CEH		32H 6C	TH 7EH	0 0						
	0 0 1 0 1 1 0 1 2DH		86H 41	H C7H	1 – – 0						
	n n n										

Function $[HL] \leftarrow [HL] \lor [ir]$

Takes a logical sum of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

	•									•
Code		MSE	3						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	1	0	1	1	1	ir	2EH/2FH *
	*	i	r	N	Iner	noni	c	Co	de	Ì
		IX	0	OF	8 (H	L], [IX]	2E	H	
		IY	1	OF	r [H	L], [IY]	2FH		
Flag		11	10	U	D	Ν	V	С	Ζ	
		_	-	-	-	\$	-	-	↕	
Mode				•	er ind er ind					

Example	Set \	/alue		Res	sult		
	rui 1	[ie]	г ш 1		S	С	
	[HL]	[ir]	[HL]	Ν	V	С	Ζ
	32H	6CH	7EH	0	-	-	0
	86H	41H	C7H	1	-	-	0

PACK

Function

B A A ∗m∗n → mn *Mode* Implide (Register direct)

			,									
Example	Set Value	Result										
	BA	A B SC										
	DA	A	Ν	V	С	Ζ						
	38C4H	84H 38H – – –										

Packs the content of the BA register and stores it in the A register. The upper 4 bits of the A register are substituted for the content of the lower 4 bits of the B register.

Code	MSB							LSB	
	1	1	0	1	1	1	1	0	DEH
Flag	11	10	U	D	Ν	V	С	Z	
	-	-	-	-	-	-	-	-	

Function	Loa	- [SP], SP \leftarrow SP + 1 ads the content of the address indicated by stack pointer (SP) into the r register (A/B/ 4) and increments (+1) the SP.							,	g	1 _	10 -	U -	D -	N -	V _	C -	Z -		
						· ·			U X	Mo	de	Register direct								
Code	MSE	3	0	<u>_</u>	1	1	1	LSE	CFH	Exe	ample	Exe	cute	s "F	POP	A''				
		I	0	0	I	I	I	1	CFH				Α		SP					
	1	0	1	1	0	1		ŕ	B4H-B7H*		Defere	vegution		тт	-	T		L	St	ack
	-				_		-		1		Before e	xecution	82F	1 1	FFF	н	Г		5/	AH
*		r	Mr	nem	nonio	0	Co	bde					-					L		
	Α	00	P	POP	Υ		B4	4H			After exe	ecution	5AI	H ()000I	Η				
	В	01	P	POP	в		B	5H			L		-							
	L	10	F	POP	νL		B	6H												
	н	11	P	OP	н		B	7H												

Functio	n	• •	$rp(L) \leftarrow [SP], rp(H) \leftarrow [SP+1],$ $SP \leftarrow SP + 2$													
		addi the	ress seque of	indi ienc the i	icate e of rp re	d by the gist	y the low	e stacl er by	k p te,	s from the pointer (SP) in then the upper IX/IY) and	Moo Exa	de mple				
Code		MSE		1			0		.SB	A8H–ABH*		Before				
:	*	r	p	I N	/Iner	noni	Ű	rp Cod	le	Аоп-Авпক		After e				
		BA			POP		-	A8F								
		HL	-				-	A9F								
		IX	10		POF	- 1X		AAH	٦							

ABH

POP IY

lag	11	10	U	D	Ν	V	С	Ζ
	-	-	-	-	-	-	-	-

Iode Register direct

Example Executes "POP BA"

	В	ŀ	٩	SP	Ctask	
Before execution	67H	05	5H	FFFEH	Stack 5AH	
	_					00FFFEH
After execution	23H	5 <i>A</i>	ЧΗ	0000H	23H	00FFFFH

IY 11

00FFFFH

Function BR \leftarrow [SP], SP \leftarrow SP + 1 Mode Loads the content of the address indicated by the stack pointer (SP) into the BR register and increments (+1) the SP. Code MSB LSB 1 0 1 0 1 1 0 0 ACH Flag 11 10 U D Ν V С Ζ



Register direct

Function	$EP \leftarrow [SP], SP \leftarrow SP + 1$ Loads the content of the address indicated by the stack pointer (SP) into the EP register and	ModeRegister directExample
	increments (+1) the SP.	EP SP
Code	MSB LSB	Before execution 82H FFFFH 5AH 00FFFFH
	1 0 1 0 1 1 0 1 ADH	JAIL
Flag	I1 I0 U D N V C Z	After execution 5AH 0000H
		<i>Note</i> This instruction cannot be used in the MODEL0/1.

Function $YP \leftarrow [SP], XP \leftarrow [SP+1], SP \leftarrow SP + 2$ Loads the content of the 2 bytes from the
address indicated by the stack pointer (SP)
sequentially into the YP register and XP
register and adds 2 to the SP.

Code	MSB LSB										
	1	0	1	0	1	1	1	0	AEH		
Flag	11	10	U	D	Ν	V	С	Ζ			
	-	-	-	-	-	-	-	-			

Mode Register direct



Note This instruction cannot be used in the MODEL0/1.

0000H

Mode

Function $SC \leftarrow [SP], SP \leftarrow SP + 1$ Sets the content of the address indicated by
the stack pointer (SP) to the system condition
flag (SC) and increments (+1) the SP.

Code	MSE	3		LSB					
	1	0	1	0	1	1	1	1	AFH
Flag	11	10	U	D	Ν	V	С	Ζ	1
	\$	\$	\$	\$	\$	\$	\$	\$	

Example

After execution

23H 5AH

Register direct



23H

00FFFFH

Function	POP IP, EP, BR, IY, IX, HL, BA	Mode	Implide (Register direct)					
	Pops the content of the address indicated by the stack pointer (SP) in the sequence of IP (XP/YP), EP, BR, IY, IX, HL and BA register. It can once return the content of the register that has been batch evacuated by the	Example	ALE" is shown in ctive					
	"PUSH ALE" instruction. 12, which		00FFFAH	IX(L)	00FFF4H	YP		
	corresponds to the number of bytes that have been popped, is added to the SP.		00FFFBH	IX(H)	00FFF5H	XP		
~ .			00FFFCH	L	00FFF6H	EP		
Code			00FFFDH	Н	00FFF7H	BR		
	1 1 0 0 1 1 1 1 CFH		00FFFEH	А	00FFF8H	IY(L)		
	1 0 1 1 1 1 0 1 BDH		00FFFFH	В	00FFF9H	IY(H)		
Flag	11 10 U D N V C Z							

Note This instruction cannot be used in the MODEL0/1.

Function	POP BR, IY, IX, HL, BA							
	Pops the content of the address indicated by the stack pointer (SP) in the sequence of BR, IY, IX, HL and BA register. It can once return the content of the register that has been batch evacuated by the "PUSH ALL" instruction. 9, which corresponds to the number of bytes that have been popped, is added to the SP.	E						
Code	MSB LSB							

| 1 | 1 | 0 | 0 **|** 1 | 1 | 1 | 1 **|** CFH 1 1 0 BCH 1 0 1 1 0 10 U D N V C Ζ Flag 11 \$ \$ \$ \$ \$ \$ \$ \$

 $\uparrow |\uparrow |\uparrow |\uparrow |\uparrow |\uparrow |\uparrow |\uparrow |\uparrow |\uparrow |\uparrow$

Mode Implide (Register direct)

Example In case of SP = FFF7H, when "POP ALL" is executed, the content of the stack as shown in the below figure returns to the respective register and becomes SP = 0000H.

OOFFFCH	L	00FFF7H	BR
00FFFDH	Н	00FFF8H	IY(L)
OOFFFEH	А	00FFF9H	IY(H)
OOFFFFH	В	00FFFAH	IX(L)
		00FFFBH	IX(H)



Function [SP-1] \leftarrow r, SP \leftarrow SP - 1

Stores the content of the r register (A/B/L/H) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP). The SP is decremented (-1).

Code		MSE	3			LSB							
		1	1	0	0	1	1	1	1 1 CFH				
		1	0	1	1	0 0 r				B0H-B3H*			
	*		r	N	Iner	noni	ic	Co	de				
		Α	00	PUSH A				B0H					
		В	01	PUSH B				B1H					
		L	10		PUSH L				2H				
		Н	11	F	PUSH H B3								
Flag		11	10	U	D	Ν	V	С	Ζ				
		-	-	_	-	-	-	_	-]			

Mod	e Reg	ister d	irect	
Exar	<i>nple</i> Exe	cutes '	PUSH	A "
		Α	SP	
	Before execution	5AH	0000H	
				Stack
	After execution	5AH	FFFFH	5AH (A) 00FFFFH

Mode

Function	$\begin{array}{l} [SP-1] \leftarrow \\ SP \leftarrow SP \end{array}$	rp(∟), [SP-2] ∢ - 2	— гр (н),

Stores the content of the rp register (BA/HL/ IX/IY) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP) and in the one preceding address in the sequence of the upper byte, then the lower byte. 2 is subtracted from the SP.

> _ _

Executes "PUSH BA" Example SP ΒA Before execution 235AH 0000H

235AH

After execution

Register direct



Code		MSB	3			_		LSB				
		1	0	1	0	0	0	r	р	A0H–A3H *		
	*	r	р	N	Iner	noni	ic	Co	de			
		BA	00	PUSH BA				A	ЭH			
		HL	01	PUSH HL				A	1H			
		IX	10	F	PUSH IX				2H			
		IY	11	PUSH IY				A	ЗH			
Flag		11	10	U	D	Ν	V	С	Z			

_ -- | - |

_ _

Function	[SP-1] ← BR, SP ← SP - 1 Stores the content of the BR register in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP). The SP is decremented (-1).									
Code	MSE	3						LSB		
	1	0	1	0	0	1	0	0	A4H	
Flag	11	10	U	D	Ν	V	С	Z]	
	-	_	-	-	-	_	-	-		

Mode Register direct

Example



Function	[SP-1] ← EP, SP ← SP - 1 Stores the content of the EP register in the address indicated by the content resulting	Mode Register direct Example
	from the subtraction of 1 from the stack	EP SP
	pointer (SP). The SP is decremented (-1).	Before execution 5AH 0000H
<i>a</i> 1		Stack
Code	MSB LSB	After execution 5AH FFFFH 5AH (EP) 00FFFFH
Flag	II IO U D N V C Z	
		<i>Note</i> This instruction cannot be used in the MODEL0/1.

Function	[SP-1] \leftarrow XP, [SP-2] \leftarrow YP, SP \leftarrow SP - 2 Stores the content of the XP register and the YP register in the address indicated by the	Moo Exa		0	· direc s "PU	xt JSH IP''	
	content resulting from the subtraction of 1			XP	YP	SP	
	from the stack pointer (SP), and the one preceding address. 2 is subtracted from the SP.		Before execution		5AH		Stack 5AH (YP) 00FFFEH
Code	MSB LSB		After execution	23H	5AH	FFFEH	23H (XP) 00FFFFH
	1 0 1 0 0 1 1 0 A6H						
Flag	I1 I0 U D N V C Z - - - - - - - -	Not	e Thi	s insti	ructior	n cannot l	be used in the MODEL0/1.

Function $[SP-1] \leftarrow SC, SP \leftarrow SP - 1$ Stores the content of the system conditionflag (SC) in the address indicated by thecontent resulting from the subtraction of 1from the stack pointer (SP).The SP is decremented (-1).

Code	MSB	5				LSB			
	1	0	1	0	0	1	1	1	A7H
Flag	11	10	U	D	Ν	V	С	Ζ	
	_	-	-	-	-	-	-	-	

Mode Register direct

Example



PUSH ALE *[[]]* Push all registers including expand registers *[]] []]* 15 cycles *[]*

Function	PUSH BA, HL, IX, IY, BR, EP, IP Pushes the content of the registers in the sequence of BA, HL, IX, IY, BR, EP and IP (XP/YP) from the address indicated by the stack pointer (SP) toward the lower address. 12, which corresponds to the number of bytes	Mode Example	is executed,	P = 0000H the regist	ot) H, when "PUS ers are stacked gure and beco	d as
	pushed, is subtracted from the SP.		00FFFAH	IX(L)	00FFF4H	YP
	Evacuates the registers for MODEL2/3 use.		00FFFBH	IX(H)	00FFF5H	XP
Code	MSB LSB		00FFFCH	L	00FFF6H	EP
	1 1 0 0 1 1 1 1 CFH		00FFFDH	Н	00FFF7H	BR
			00FFFEH	А	00FFF8H	IY(L)
			00FFFFH	В	00FFF9H	IY(H)
Flag	I1 I0 U D N V C Z - - - - - - - -	Note	This instruction	on cannot l	be used in the N	MODEL0/1.

Function	PUSH BA, HL, IX, IY, BR	Mode	Implide (Register dire	ct)
	Pushes the content of the registers in the sequence of BA, HL, IX, IY and BR from the address indicated by the stack pointer (SP) toward the lower address. 9, which corre- sponds to the number of bytes pushed, is	Example	is executed, the regist	H, when "PUSH ALL" ers are stacked as gure and becomes SP =
	subtracted from the SP.		00FFFCH L	00FFF7H BR
	Evacuates the registers for MODEL0/1 use.		00FFFDH H	00FFF8H IY(L)
Code	MSB LSB		00FFFEH A	00FFF9H IY(H)
Coue			00FFFFH B	00FFFAH IX(L)
				00FFFBH IX(H)
	1 0 1 1 1 0 0 0 B8H			

Flag

11 | 10 | U | D | N | V | C | Z

_

_

_ _ _

Function <MODEL0/1, MODEL2/3-minimum> $PC(L) \leftarrow [SP], PC(H) \leftarrow [SP+1], SP \leftarrow SP+2$

> <MODEL2/3-maximum> PC(L)←[SP], PC(H)←[SP+1], $CB \leftarrow [SP+2], NB \leftarrow CB, SP \leftarrow SP+3$

Loads the 2 bytes from the address indicated by the stack pointer (SP) in the sequence of the lower byte then the upper byte of the program counter (PC), then returns from the subroutine.

In the maximum mode of the MODEL2/3 it loads the following 1 byte into the CB as the bank address and returns it to the originally called bank. It simultaneously also resets that bank address to NB.

The returned number of bytes (minimum mode: 2 bytes, maximum mode: 3 bytes) are added to the SP.

Code	MSE	5						LSB	
	1	1	1	1	1	0	0	0	F8H
Flag	11	10	U	D	Ν	V	С	Ζ	1
	-	-	-	-	-	-	-	-	

Example In the maximum mode of the MODEL2/3, it executes the "RET" instruction in the physical address 013100H.

	NB	СВ	PC(logic	al addr.)	SP		0 / 1	
Before execution	02H	02Н	B1(юн	FFFDH		Stack	4
	0211	0211	BIOOII		mbn	Г	03H(PC(L))	00FFFDH
After execution	0111	01H	900	211	0000H	"	90H(PC(H))	OOFFFEH
Aller execution	011	01П	900	ы	00000	L	01H(CB)	00FFFFH

In the above example it returns to the physical address 009003H. Since CB is not stacked in the minimum mode of the MODEL2/3. CB and NB are not changed.

There are no NB and CB in the MODEL0/1.

Note

Use the following "RETE" instruction to return from an exception processing routine.

Function <MODEL0/1, MODEL2/3-minimum> SC←[SP], PC(L)←[SP+1], PC(H)←[SP+2], SP←SP+3

> <MODEL2/3-maximum> $SC \leftarrow [SP], PC(L) \leftarrow [SP+1],$ $PC(H) \leftarrow [SP+2], CB \leftarrow [SP+3], NB \leftarrow CB,$ SP←SP+4

Loads the 3 bytes from the address indicated by the stack pointer (SP) in the sequence of the system condition flag (SC) then the lower byte and the upper byte of the program counter (PC), then returns from the subroutine.

In the maximum mode of the MODEL2/3 it loads the following 1 byte into the CB as the bank address and returns it to the originally called bank. It simultaneously also resets that bank address to NB.

The returned number of bytes (minimum mode: 3 bytes, maximum mode: 4 bytes) are added to the SP.

Code	MSB							LSB	
	1	1	1	1	1	0	0	1	F9H
Flag	11	10	U	D	Ν	V	С	Z	
	-	-	-	-	-	-	-	-	

Example In the maximum mode of the MODEL2/3, it executes the "RETE" instruction in the physical address 013100H.

	NB	СВ	PC (logical addr.)	SP	SC		Stack	1
Defere eventier	0.011				0111		54H(SC)	00FFFCH
Before execution	02H	02H	B100H	FFFCH	91H	_	03H(PC(L))	0055555
					F	H		1
						٦٢	90H(PC(H))	00FFFEH
After execution	01H	01H	9003H	0000H	54H		01H(CB)	00FFFFH

In the above example it returns to the physical address 009003H. Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.

There are no NB and CB in the MODEL0/1.

 $\label{eq:Function} \begin{array}{ll} $ \mbox{-MODEL0/1, MODEL2/3-minimum} \\ $ \mathsf{PC}(L) \leftarrow [\mathsf{SP}], \mbox{-} \mathsf{PC}(H) \leftarrow [\mathsf{SP+1}], \mbox{-} \mathsf{SP+2}, \\ $ \mathsf{PC} \leftarrow \mathsf{PC+2} \end{array}$

 $\label{eq:model2/3-maximum} \begin{array}{l} < MODEL2/3-maximum > \\ \mathsf{PC}(\mathsf{L})\leftarrow [\mathsf{SP}], \ \mathsf{PC}(\mathsf{H})\leftarrow [\mathsf{SP+1}], \\ \mathsf{CB}\leftarrow [\mathsf{SP+2}], \ \mathsf{NB}\leftarrow \mathsf{CB}, \ \mathsf{SP}\leftarrow \mathsf{SP+3}, \\ \mathsf{PC}\leftarrow \mathsf{PC+2} \end{array}$

Skips the 2-byte instruction of the returned address, following execution of the "RET" instruction.



Example In the maximum mode of the MODEL2/3, it executes the "RETS" instruction in the physical address 013100H.

	NB	СВ	PC(logical addr.)	SP	
Before execution	02H	02H	B100H	FFFDH	Stack
	0211	0211	BIOON	mon	03H(PC(L)) 00FFFDH
			+2		90H(PC(H)) 00FFFEH
After execution	01H	01H	9005H	0000H	JOII(FC(H)) OUFFFEH
			,		01H(CB) 00FFFFH

In the above example it returns to the physical address 009005H. Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed. There are no NB and CB in the MODEL0/1.

•••••					IIIII		non	uic	<i>icji i icg. wii</i>
Function	C	← [;	76	54	32	10]∢	r	
	equ carr to b	ivalo y (C	ister (A/B) the acluding the arry (C) moves of the register						
Code	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	1	0	0	1	0	0	0	r	90H/91H *
*		r	N	/Iner	noni	ic	Co	de	
	Α	0		RL	Α		90)H	1
	В	1		RL	В		91	Н	
Flag	11	10	U	D	Ν	V	С	Ζ	
	-	-	-	-	\$	-	\$	\$	
									-

Mode	Registe	r direct					
Example	Set \	/alue		Re	sult		
	-	r C			S	С	
	ſ	r C		Ν	V	С	Ζ
	83H	0	06H	0	-	1	0
	4CH	0	98H	1	-	0	0
	A2H	1	45H	0	-	1	0

[C ← 7 6 5 4 3 2 1 0 ← [BR:*ll*] Function

Rotates the content of the data memory the equivalent of 1 bit to the left, including the carry (C). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the carry (C) moves to bit 0 of the data and bit 7 of the data moves to the carry (C).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSE	3	_	_				LSB	
	1	1	0	0	1	1	1	0	CEH
	1	0	0	1	0	0	1	0	92H
				1	l		ı 1		11
Flag	11	10	U	D	Ν	V	С	Z	
	-	-	-	-	\$	-	\$	\$	
Mode	8-bi	t abs	solut	te					
Example	S	Set \	/alu	е			Re	sult	

Set \	/alue		Re	sult				
[DD. <i>11</i>]	6	[DD.11]	SC					
[BR: <i>ll</i>]	С	[BR: <i>ll</i>]	Ν	V	С	Ζ		
83H	0	06H	0	-	1	0		
4CH	0	98H	1	_	0	0		
A2H	1	45H	0	_	1	0		

Function	C ← 76543210 ← [HL]	Flag	11 10 U D	NV	С	Ζ		
	Rotates the content of the data memory that			\$ −	↓ ↓	€		
	has been address specified by the HL register the equivalent of 1 bit to the left, including	Mode	Register indirect					
	the carry (C). The content of the carry (C)	Example	Set Value		Res	sult		
	moves to bit 0 of the data and bit 7 of the data (C)		[HL] C	[HL]		SC		
	moves to the carry (C).		[]	[=]	Ν	V		
	The content of the EP register becomes the		83H 0	06H	0	-		
	page address of the data memory (MODEL2/3).		4CH 0	98H	1	-		
Code	MSB LSB		A2H 1	45H	0	-		
	1 1 0 0 1 1 1 0 CEH			-				
	1 0 0 1 0 0 1 1 93H							

Flag

									• •	
Function	equi	ival	the ent c	cont	tent bit t	of tl o th	e lef	regi t. B	ister (A/B) the it 7 of the y (C).	
Code	MSE 1	register moves to bit 0 and carry (C). MSB LSB 1 1 0 0 1 1 1 0 CEH								
	1	0	0	1	0	1	0	r	94H/95H *	
*		r	N	Iner	noni	с	Co	de		
	Α	0		RLC	CΑ		94	Н		
	В	1		RLC	СВ		95	iΗ		

1 I0 U	N	V C
	t t	

Mode Register direct

Example	Set Value Result						
	-	С			S	С	
	ſ	C	Γ	Ν	V	С	Ζ
	E3H	0	C7H	1	-	1	0
	3BH	1	76H	0	0 - 0 0		

le	Set \	/alue	Result						
		С		SC					
	[HL]	C	[HL]	Ν	V	С	Ζ		
	83H	0	06H	0	-	1	0		
	4CH	0	98H	1	-	0	0		
	A2H	1	45H	0	_	1	0		

Function	$C \leftarrow 76543210 \leftarrow BR:ll$ Rotates the content of the data memory the equivalent of 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte	Code	MSB	1	0	0	1 0	1	1	LSB 0 0	CEI 96H	
	specification) and the 8-bit absolute address <i>ll</i> (lower byte specification). Bit 7 of the data moves to bit 0 and carry (C). The content of the EP register becomes the	Flag Mode	1 - 8-bit	10 - abs	U – solu	D – te	N ↓	V -	C ¢	Z ¢		
	page address of the data memory (MODEL2/3).	Example	S [BR		/alu (e C	[BR	R: <i>ll</i>]	Res	sult S V	C C	Z

Function	C € 76543210 € [HL]	Flag	l1 l0 U D	N V C Z				
	Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the left. Bit 7 of the	Mode	$de \qquad \text{Register indirect}$					
	data moves to bit 0 and carry (C).	Example	Set Value	Result				
	The content of the EP register becomes the		[HL] C	[HL] SC				
	page address of the data memory (MODEL2/3).		[]	N V C Z				
Code	MSB LSB		E3H 0	C7H 1 – 1 0				
	1 1 0 0 1 1 1 0 CEH		3BH 1	76H 0 – 0 0				
	1 0 0 1 0 1 1 1 97H							

Function	▶76543210→C r	Flag	11	10	U	D	Ν	
	Rotates the content of the r register (A/B) the equivalent of 1 bit to the right, including the carry (C). The content of the carry (C) moves	Mode	– Reg	– istei	– dire	– ect	€	-
	to bit 7 of the register and bit 0 of the register	Example	5	Set \	/alue	Э		
Code	moves to the carry (C).		1	r	C)	I	ſ
Coue			7E	EH	()	3F	4
			51	Н	0)	28	ł
	1 0 0 1 1 0 0 r 98H/99H*		D4	4H	1		EA	Ľ
*	r Mnemonic Code							
	A 0 RR A 98H							
	B 1 RR B 99H							

E3H

3BH

0

1

е	Set \	/alue	Result						
	-	С	-		S	С			
	I	0	I	Ν	V	С	Ζ		
	7EH	0	3FH	0	_	0	0		
	51H	0	28H	0	_	1	0		
	D4H	1	EAH	1 – 0			0		

Ζ С \$

1

0

C7H

76H

1

0

0

Function → 76543210→C [BR:*ll*] Rotates the content of the data memory the equivalent of 1 bit to the right, including the carry (C). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the carry (C) moves to bit 7 of the data and bit 0 of the data moves to the carry (C). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSE	3	_		-		-	LSB	
	1	1	0	0	1	1	1	0	CEH
	1	0	0	1	1	0	1	0	9AH
				l	l		ı		11
Flag	11	10	U	D	Ν	V	С	Z]
	_	-	-	-	\$	-	\$	\$	
Mode	8-bi	t abs	solut	te					
Example	5	Set \	/alu	е			Re	sult	
								0	0

001	alue	Result						
[BR: <i>11</i>]	6	[DD·11]	SC					
	U	C [BR: <i>ll</i>]		V	С	Ζ		
7EH	0	3FH	0	-	0	0		
51H	0	28H	0	-	1	0		
D4H	1	EAH	1	-	0	0		

Function **→**76543210 **→**C [HL] Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the right, including the carry (C). The content of the carry (C) moves to bit 7 of the data and bit 0 of the data moves to the carry (C). The content of the EP register becomes the page address of the data memory (MODEL2/3).

\$

\$ \$ 9BH

Code MSB LSB 1 1 0 0 1 1 1 0 CEH 1 0 0 1 1 0 1 1 Flag 11 10 U D Ν V С Ζ

Mode

Example	Set \	/alue		Result					
	[HL]	С	г ш і 1	SC					
	[HL]	C	[HL]	Ν	V	С	Ζ		
	7EH	0	3FH	0	-	0	0		
	51H	0	28H	0	-	1	0		
	D4H	1	EAH	1	1 – 0 0				

Function		543210 + the content of the conte	\overline{C} r he r register (A/B) the	Flag	1 0 	U D 	N V ↓ –	C ¢	Z ¢		
	1	ent of 1 bit to the moves to bit 7 a	e right. Bit 0 of the and carry (C).	Mode	Registe	r direct					
Code	MSB		LSB	Example	Set \	/alue		Re	sult		
Cout		0 0 1 1			r	с	r		S	С	
					1	C	r	Ν	V	С	Ζ
	1 0	0 1 1 1	0 r 9CH/9DH*		C6H	1	63H	0	_	0	0
*	r	Mnemonic	Code		D7H	0	EBH	1	_	1	0
	A 0	RRC A	9CH								
	B 1	RRC B	9DH								

Function	$ \hline 76543210 \hline C [BR:ll] $ Rotates the content of the data memory the equivalent of 1 bit to the right. The data memory address has been specified by the	Code	MSB 1 1	0 0 0 1	1	1	1	-	CEH 9EH
	content of the BR register (upper byte specification) and the 8-bit absolute address <i>ll</i> (lower byte specification). Bit 0 of the data moves to bit 7 and carry (C). The content of the EP register becomes the	Flag Mode	 1 0 - - 8-bit abs	1 U D 	<i>l</i> N ↓	V -	C ¢	Z ¢	11
	page address of the data memory (MODEL2/3).	Example	Set \ [BR: <i>ll</i>]		[BR		Res		C C Z

C6H

D7H

1

0

63H

EBH

0 _ _ 1 0

1

Function	$ \hline \hline 76543210 \hline C [HL] $ Rotates the content of the data memory that	Flag	1 0 - -	U D	N V ↓ -	C ↓	Z ↓		
	has been address specified by the HL register the equivalent of 1 bit to the right. Bit 0 of	Mode	Register	· indirect	: 				
	the data moves to bit 7 and carry (C).	Example	Set V	/alue		Res	sult		
	The content of the EP register becomes the page address of the data memory (MODEL2/3).		(HL)	С	[HL]	N	S V	C C	Z
Code	MSB LSB		C6H	1	63H	0	-	0	0
	1 1 0 0 1 1 1 0 CEH		D7H	0	EBH	1	-	1	0
	1 0 0 1 1 1 1 1 9FH								

Function		tract	ts th	e co					gister (A/B) er.		Src: R Dst: R	0	r direct		Re	sult		
Code	MSB							LSE	1		•	Р	~			S	С	
	0	0	0	1	1	0	0	r	18H/19H *		A	В	С	A	Ν	V	С	Ζ
*		r	N	Iner	noni	с	Co	de	Ì	• D=0, U=0	A8H	42H	1	65H	0	1	0	0
	Α	0	s	BC	Α, Ι	A	18	н			36H	5AH	1	DBH	1	0	1	0
	в	1	s	BC	A, I	В	19	н		• D=1, U=0	88	39	1	48	0	0	0	0
El		10		P	NI	M	0	7	, I	• D=1, U=1	88	39	1	08	0	0	1	0
Flag	11	10	U	D	N	V	C	Z										
	-	-	*	*	↓	↓	Ĵ	€										

Function	$A \leftarrow A - nn - C$ Subtracts 8-bit immediate data nn and carry			nmedia egister		-				
	(C) from the A register.	Example	S	et Valu	ie		Re	sult		
Code	MSB LSB		^		<u> </u>			S	С	
	0 0 0 1 1 0 1 0 1AH		A	nn	С	A	Ν	V	С	Ζ
	n n n	• D=0, U=0	A8H	42H	1	65H	0	1	0	0
El			36H	5AH	1	DBH	1	0	1	0
Flag	11 10 U D N V C Z	• D=1, U=0	88	39	1	48	0	0	0	0
	$ - - \star \star \downarrow \downarrow \downarrow \downarrow \downarrow$	• D=1, U=1	88	39	1	08	0	0	1	0

Mode

Function $A \leftarrow A - [BR:ll] - C$ Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Cod

	Dst: R	egister	· direct					
Example	S	et Valu	ie		Re	sult		
	А	[BR: <i>11</i>]	С	А		S	С	
	A	נטה.וו	C	A	Ν	V	С	Ζ
• D=0, U=0	A8H	42H	1	65H	0	1	0	0
	36H	5AH	1	DBH	1	0	1	0
• D=1, U=0	88	39	1	48	0	0	0	0
• D=1, U=1	88	39	1	08	0	0	1	0

Src: 8-bit absolute

Function	$A \leftarrow A$ - [hh <i>ll</i>] - C Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the			- ★ 6-bit at			C 2 ‡	Z ¢		
Code	16-bit absolute address hh <i>ll</i> . The content of the EP register becomes the page address of the data memory (MODEL2/3). MSB LSB	Example		egister et Valu [hh <i>ll</i>]		A	Re	sult S		7
	0 0 0 1 1 1 0 1 1DH	• <i>D=0</i> , <i>U=0</i>	36H	42H 5AH	1	65H DBH	0	v 1 0	0 1	0 0
	h h h	• D=1, U=0 • D=1, U=1	88 88	39 39	1	48 08	0	0	0	0

Function	$A \leftarrow A - [HL] - C$ Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the	Mode Example	Dst: R	egister egister et Valu	direct		Re	sult		
	HL register.		Α	[HL]	С	А		S	С	
	The content of the EP register becomes the		A	[UL]	C	A	Ν	V	С	Ζ
	page address of the data memory (MODEL2/3).	• D=0, U=0	A8H	42H	1	65H	0	1	0	0
Code	MSB LSB		36H	5AH	1	DBH	1	0	1	0
0000		• D=1, U=0	88	39	1	48	0	0	0	0
		• D=1, U=1	88	39	1	08	0	0	1	0
Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $									

Function $A \leftarrow A$ - [ir] - C

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the ir register (IX/IY).

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

?	MSB	3						LSB	
	0	0	0	1	1	1	1	ir	1EH/1FH*
*	i	r	Ν	Iner	noni	с	Со	de	
	IX	0	SE	BC .	A, [I	X]	1E	Н	
	IY	1	SE	BC .	A, [I	Y]	1F	Ή	

<i>Flag</i> 1 0 U D N V C 1		. 01.			0				
	Flag	1	10	U	D	Ν	V	С	Ζ
$ \star \star \uparrow \uparrow \uparrow \downarrow$		_		*	*	\$	\$	\$	\$

Mode	Src: Register indirect
	Dst: Register direct

Example	S	et Valu	ie	Result					
	۸	[ir]	С	A		SC			
	A	[ir]	C	A	Ν	V	С	Ζ	
• D=0, U=0	A8H	42H	1	65H	0	1	0	0	
	36H	5AH	1	DBH	1	0	1	0	
• D=1, U=0	88	39	1	48	0	0	0	0	
• D=1, U=1	88	39	1	08	0	0	1	0	

Function $A \leftarrow A - [ir+dd] - C$

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of

IY specification) becomes the page address of the data memory (MODEL2/3).





Flag	11	10	U	D	Ν	V	С	Z
	-	-	*	*	\$	€	↕	\$

Mode Src: Register indirect with displacement Dst: Register direct

Example	S	et Valu	ie	Result					
	А	[ir.dd]	6	А		SC			
	A	[ir+dd] C A		A	Ν	V	С	Ζ	
• D=0, U=0	A8H	42H	1	65H	0	1	0	0	
	36H	5AH	1	DBH	1	0	1	0	
• D=1, U=0	88	39	1	48	0	0	0	0	
• D=1, U=1	88	39	1	08	0	0	1	0	

SBC	A, [ir	'+L]		t with carry	location [ir	reg. + L]	from A reg.	4	cycles
-----	--------	------	--	--------------	--------------	-----------	-------------	---	--------

Flag

Function $A \leftarrow A - [ir+L] - C$

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

MSB LSB 1 0 CEH 1 0 0 1 1 1

0 0 1 1 0 1 ir 1AH/1BH*

:	i	r	Mnemonic	Code		
	IX	0	SBC A, [IX+L]	1AH		
	IY	1	SBC A, [IY+L]	1BH		

11	10	U	D	Ν	V	С	Ζ
_	_	*	*	\$	\$	\$	\$

Mode Src: Register indirect with index register

Dst: Register direct

Example	S	et Valu	ie	Result					
	А	[ir+L]	С	А		S	С		
	A	[II+L]	J	A	Ν	V	С	Ζ	
• D=0, U=0	A8H	42H	1	65H	0	1	0	0	
	36H	5AH	1	DBH	1	0	1	0	
• D=1, U=0	88	39	1	48	0	0	0	0	
• D=1, U=1	88	39	1	08	0	0	1	0	

0

*

Mode

Function [HL] ← [HL] - A - C
Subtracts the content of the A register and the carry (C) from the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code MSB LSB

1 1 0 0 1 1 1 0 CEH 0 0 0 0 0 1CH 1 1 1 11 10 U D С Ζ Flag Ν V \$ \$ \$ \$ * × _ _

	Dst: R	egiste	r indire	ct				
Example	S	et Valu	Result					
		۸	с					
	[HL]	A	C	[HL]	Ν	V	С	Ζ
• D=0, U=0	A8H	42H	1	65H	0	1	0	0
	36H	5AH	1	DBH	1	0	1	0
• D=1, U=0	88	39	1	48	0	0	0	0
• D=1, U=1	88	39	1	08	0	0	1	0

Src: Register direct

SBC [HL], #nn ||||||||||| Subtract with carry immediate data nn from location [HL] ||||||| 5 cycles |||

Function	carr addi The	trac y (C ress con	ts th C) fro spe- tent	e 8- om t cifie of tl	bit i he c d by ne E	mm lata y the P re	mer e HL giste	nory reg er be	ata nn and the y that has been gister. comes the y (MODEL2/3).
Code	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	0	0	0	1	1	1	0	1	1DH
				n	'n				nn
Flag	11	10	U	D	Ν	V	С	Ζ	
Ū	-	-	*	*	\$	\$	\$	\$	

Mode	Src: Immediate data
	Dst: Register indirect

Example	S	et Valu	ie	Result				
	[HL]	22	С	[HL]		S	С	
	[UL]	nn	C	[UL]	Ν	V	С	Ζ
• D=0, U=0	A8H	42H	1	65H	0	1	0	0
	36H	5AH	1	DBH	1	0	1	0
• D=1, U=0	88	39	1	48	0	0	0	0
• D=1, U=1	88	39	1	08	0	0	1	0

Function [HL] \leftarrow [HL] - [ir] - C

Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) and the carry (C) from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).



1 1 1

_ | _ | _

Mode	Src: Register indirect
	Dst: Register indirect

Example	S	et Valu	ie	Result							
	г ш 1	[ir]	0	C [HL]		SC			SC		
	[HL]	[ir]	J	[nc]	Ν	V	С	Ζ			
• D=0, U=0	A8H	42H	1	65H	0	1	0	0			
	36H	5AH	1	DBH	1	0	1	0			
• D=1, U=0	88	39	1	48	0	0	0	0			
• D=1, U=1	88	39	1	08	0 0 1		0				

Function	action $BA \leftarrow BA - rp - C$ Subtracts the content of the rp register (BA/HL/IX/IY) and the carry (C) from the BA				Mode Src: Register direct Dst: Register direct							
	register.	,	y (C) from the BA	Example	S	Set Valu	е		Result			
<i>.</i> .	C						~		SC			
Code	MSB				BA	rp	С	BA	Ν	V	С	Z
	1 1	0 0 1 1	1 1 CFH		63C2H	2125H	1	429CH	0	1	0	0
	0 0	0 0 1 1	rp 0CH-0FH*		205CH	7120H	1	AF3BH	1	0	1	0
*	rp BA 00	Mnemonic SBC BA, BA	Code 0CH								(rp≠	έBA)
	HL 01	SBC BA, BA	ODH									
	IX 10	SBC BA, IX	0EH									
	IY 11	SBC BA, IY	0FH									

SBC BA, #mmnn ||| Subtract with carry immediate data mmnn from BA reg. ||||||||||| 4 cycles |||

Function	$BA \leftarrow BA$ - mmnn - C	Flag	1	0 U	D	Ν	V C	Ζ				
	Subtracts the 16-bit immediate data mmnn				-	\$	\$ \$	\$				
	and the carry (C) from the BA register.	Mode	Src: I	mmed	iate	data						
Code	MSB LSB	moue	Dst: Register direct									
	1 1 0 0 1 1 1 CFH	E	Set Value						Result			
		Example		Set va	aiue			Re	suit			
	0 1 1 0 0 0 1 0 62H		BA	-	mmnn C	С	BA		S	С		
	n n nn		DA			C	DA	Ν	V	С	Ζ	
			63C2F	H 2125	н	1	429CH	0	1	0	0	
	m m m mm		205CH	H 7120	H	1	AF3BH	1	0	1	0	

Function	Subtrac	HL - rp - C ts the content of (Y) and the carry		0	Flag	I1I0UDNVCZ $ \uparrow$ \updownarrow \updownarrow \updownarrow							
	register				Mode	Src: Re	egister o	direct					
Code	MSB		LSB			Dst: Re	egister o	direct					
	1 1	0 0 1 1	1 1	CFH	Example	S	et Valu	е		Re	sult		
	0 0	1 0 1 1	rp	2CH-2FH*		HL	rp	с	HL		S	-	
								•		Ν	V	С	Ζ
*	rp	Mnemonic	Code			63C2H	2125H	1	429CH	0	1	0	0
	BA 00	SBC HL, BA	2CH			205CH	7120H	1	AF3BH	1	0	1	0
	HL 01	SBC HL, HL	2DH									(rp≠	HL)
	IX 10	SBC HL, IX	2EH										
	IY 11	SBC HL, IY	2FH										

SBC HL, #mmnn |||| Subtract with carry immediate data mmnn from HL reg. ||||||||||| 4 cycles |||

Function	$HL \leftarrow HL$ - mmnn - C	Flag	I1 I0	U D N	VC	Ζ			
	Subtracts the 16-bit immediate data mmnn			‡	\$ \$	\$			
	and the carry (C) from the HL register.	Mode	Src: Imm	nediate data					
Code	MSB LSB	moue	Dst: Register direct						
	1 1 0 0 1 1 1 1 CFH				1				
		Example	Set	t Value		Re	sult		
	0 1 1 0 0 0 1 0 63H		HL m	mmnn C	HL	SC			
	n n n					Ν	V	С	Ζ
			63C2H 2	2125H 1	429CH	0	1	0	0
	m m m mm		205CH 7	7120H 1	AF3BH	1	0	1	0

Z

B A B A [********] 0*******] → 00000000 0*******

Function

******* 1****** - 1111111 1******

Expands the code bit (bit 7) of the 8-bit data stored in the A register into the B register and makes it 16-bit data handled as the BA register.

When the value of the A register is positive (bit 7 is '0') the B register becomes 00H and when it is negative (bit 7 is '1') it becomes FFH.

Shifts the content of the r register (A/B) 1 bit

Code	MSB LSB										
	1	1	0	0	1	1	1	0	CE	Н	
	1	0	1	0	1	0	0	0	A8	Η	
Flag	11	10	U	D	Ν	V	С	Ζ			
	_	-	-	-	-	-	-	-			
Mode	Imn	lida	(
	mp	liue	(Re	giste	er dir	ect)				
Example			(Reo /alue	<u> </u>	er dir	ect) Res	sult			
Example		Set \	/alue	e				sult S	С		
Example			<u> </u>	e	er dir B				C C	Z	

A5H

FFA5H

42H

		to the left. Bit 7 of the register moves to the carry (C) and '0' enters bit 0 of the register. The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.											
Code		MSE	3						LSB	5			
		1	1	0	0	1	1	1	0	CEH			
		1	0	0	0	0	0	0	ir	80H/81H *			
	*		r	Ν	/Iner	noni	с	Со	de				
		Α	0		SLA	٩A		80)H				
		В	1		SLA	٩В		81	H				
Flag		11	10	U	D	Ν	V	С	Z]			
		-	-	-	-	\$	\$	€	\$				
										-			

Function C ← 76543210 ← 0 r

Mode	Register dire	Register direct									
Example	Set Value	Result									
		-									
	ſ	r	Ν	V	С	Ζ					
	00111100	01111000	0 0 0 0			0					
	10010000	00100000	0	1	1	0					

Function C ← 76543210 ← 0 [BR:*ll*] Code MSB 1 0 0 1 1 Shifts the content of the data memory 1 bit to the left. The data memory address has been 1 0 0 0 0 specified by the content of the BR register 1 (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). Flag 11 10 U D Ν Bit 7 of the data moves to the carry (C) and 1 _ bit 0 of the data becomes '0'. The same result as for the "SLL" instruction Mode 8-bit absolute is obtained, but the "SLA" instruction also Example Set Value changes the overflow (V) flag due to the arithmetic shift. [BR:11] [BR:11] The content of the EP register becomes the page address of the data memory (MODEL2/3). 00111100 01111000 10010000 00100000

Function	C ←	765	432	10		[HL]
----------	------------	-----	-----	----	---------	------

Mode

Register indirect

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the left. Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes '0'. The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Set Value Result Example SC [HL] [HL] Ν vc Ζ 00111100 01111000 0 0 0 0 10010000 00100000 0 0 1 1

I SB

1 1

0 1

V С Ζ

î î 1

Result

Ν V С Ζ

0 0 0 0

0 1 1 0

0 CEH

0 82H

11

SC

								•	
Code	MSB	5			LSB				
	1	1	0	0	1	1	1	0	CEH
	1	0	0	0	0	0	1	1	83H
Flag	11	10	U	D	Ν	V	С	Ζ	
	_	-	-	-	\$	\$	\$	\$	
Function C ← 76543210 ← 0 r

Shifts the content of the r register (A/B) 1 bit to the left. Bit 7 of the register moves to the carry (C) and '0' enters bit 0 of the register. The same result as for the "SLA" instruction is obtained, but the overflow (V) flag does not change due to the logical shift.

			0				0				
Code	MSE	3						LSB			
	1	1	0	0	1	1	1	0	CEH		
	1	0	0	0	0	1	0	ir	84H/85H *		
*		r	Mnemonic				Со	de]		
	Α	0		SLL A				ιH			
	В	1		SLI	_ В		85	БH			
Flag	11	10	U	D	Ν	V	С	Ζ			
	_	-	-	-	¢	-	\$	\$			

Mode	Register direct
moue	register anoor

Example	Set Value	Result								
	-			С						
	ſ	Γ	Ν	V	С	Ζ				
	00111100	01111000	1	-	0	0				
	10010000	00100000	0	-	1	0				

Function	C ← 76543210 ← 0 [BR://]	Code	MSB	MSB				LSB						
	Shifts the content of the data memory 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address <i>ll</i> (lower byte specification). Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes '0'. The same result as for the "SLA" instruction	Flag Mode	1 1	1 0 0 0 - 10 U 	0 0 1 D -	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				СЕН 86Н <i>II</i>				
	is obtained, but the overflow (V) flag does not change due to the logical shift. The content of the EP register becomes the page address of the data memory (MODEL2/3).	Example	[B	Value R: <i>ll</i>] 11100 10000	01	BR: <i>11</i> 1110 1000] 00	esu N 1 0	lt S V –	C C 0 1	Z 0 0			

Register indirect

Function C ← 76543210 ← 0 [HL]

Mode

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the left. Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes '0'. The same result as for the "SLA" instruction is obtained, but the overflow (V) flag due to the logical shift.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSE	3						LSB	
	1	1	0	0	1	1	1	0	CEH
	1	0	0	0	0	1	1	1	87H
Flag	11	10	U	D	Ν	V	С	Ζ	1
	_	-	-	-	¢	-	¢	¢	

Example Set Value Result SC [HL] [HL] Ν VC Ζ 00111100 01111000 0 0 1 _ 10010000 00100000 0 1 0

Function	SLEEP	Code	MSE	3						LSB	
	Puts the CPU in the SLEEP status.		1	1	0	0	1	1	1	0	CEH
	In the SLEEP status, the peripheral circuits including the CPU and the oscillation circuit		1	0	1	0	1	1	1	1	AFH
	stop operating and power consumption is	Flag	1	10	U	D	Ν	V	С	Ζ	
	substantially reduced.	-	_	-	_	-	-	-	_	_	
	From the SLEEP status, an interrupt outside the MCU will return it to the normal program execution status. <i>See Section 3.7.2, "SLEEP status".</i>		·	1							

								-		
Function	▶76543210→C r	Mode	Register direct							
	Shifts the content of the r register (A/B) 1 bit	Example	Set Value	F	Resu	lt				
	to the right. Bit 0 of the register moves to the				SC					
	carry (C) and bit 7 of the register does not		r	r	Ν	V	C	Ζ		
	change.		01000100	00100010	0	0	0	0		
	The overflow (V) flag is reset to '0'.		10111001	11011100	1	0	1	0		
Code	MSB LSB 1 1 0 0 1 1 0 CEH 1 0 0 0 1 0 1 88H/89H*									
*	r Mnemonic Code									
	A 0 SRA A 88H									
	B 1 SRA B 89H									
Flag	I1 I0 U D N V C Z									
-										

↓ 0 ↓

_

- | -

\$

	-					
<i>Function</i> ►76543210 ►C [BR: <i>ll</i>]	Code	MSB		СЕН		
Shifts the content of the data memory 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address <i>ll</i> (lower byte specification). Bit 0 of the data moves to the carry (C) and bit 7 of the data does not change.	Flag		0 1 1 0 1 0 <i>l l</i> D N V - ↓ 0	1 1 C ↓	-	8AH
The overflow (V) flag is reset to '0'. The content of the EP register becomes the	Mode	8-bit absolut	.e			
page address of the data memory (MODEL2/3).	Example	Set Value	F			
		[BR: <i>ll</i>]	[BR: <i>ll</i>]	N	SC V	cz
		01000100	00100010	0	0	0 0

1 0 1

10111001

11011100

SRA	[HL]

Function

ion ▶76543210→C [HL]

Mode Register indirect

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the right. Bit 0 of the data moves to the carry (C) and bit 7 of the data does not change. The overflow (V) flag is reset to '0'.

The content of the EP register becomes the page address of the data memory (MODEL2/3).



Example	Set Value	Result							
			SC						
	[HL]	[HL]	Ν	V	С	Ζ			
	01000100	00100010	0	0	0	0			
	10111001	11011100	1	0					

Mode

Function	$0 \rightarrow 76543210 \rightarrow C$ r Shifts the content of the r register (A/B) 1 bit to the right. Bit 0 of the register moves to the carry (C) and bit 7 of the register becomes '0'.											
Code	MSB LSB											
	1 1 0 0 1						1	0	CEH			
	1	0	0	0	1	1	0	r	8CH/8DH*			
*		r	N	/Iner	noni	ic	Code					
	Α	0		SRI	_ A		80	ЭН				
	В	1		SRI	_ В		80	ЭН				
Flag	11	10	U	D	Ν	V	С	Z				
	-	-	-	-	0	-	\$	\$				

Example	Set Value	F	lesu	lt		
	_	-		S	С	
	ſ	I	Ν	V	С	Ζ
	01000100	00100010	0	_	0	0
	01101101	00110110	0	_	1	0

Register direct

Function $0 \rightarrow 76543210 \rightarrow C$ [BR:*ll*]

Shifts the content of the data memory 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). Bit 0 of the data moves to the carry (C) and bit 7 of the data becomes '0'. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSE	3						LSB
	1	1	0	0	1	1	1	0 CEH
	1	0	0	0	1	1	1	0 8EH
				l	l			11
Flag	11	10	U	D	Ν	V	С	Z
	-	-	-	-	0	-	\$	\$
Mode	8-bi	t ab	solut	te				
Example	Se	t Va	lue			R	lesu	lt

Set Value	F	Result								
			S	С						
[BR: <i>ll</i>]	[BR: <i>ll</i>]	Ν	V	С	Ζ					
01000100	00100010	0	-	0	0					
01101101	00110110	0	-	1	0					

Function	0 → 7 6 5 4 3 2 1 0 → C [HL]	Mode
	Shifts the content of the data memory that has been address specified by the HL register 1 bit to the right. Bit 0 of the data moves to the carry (C) and bit 7 of the data becomes '0'. The content of the EP register becomes the page address of the data memory (MODEL2/3).	Examp
Cada	MCD	

Code	MSB							LSB	
	1	1	0	0	1	1	1	0	CEH
	1	0	0	0	1	1	1	1	8FH
Flag	11	10	U	D	Ν	V	С	Ζ	
	_	-	-	-	0	-	↔	\$	

	J											
ple	Set Value	F	lesu	lt								
					SC							
	[HL]	[HL]	Ν	V	С	Ζ						
	01000100	00100010	0	-	0	0						
	01101101	00110110	0	-	1	0						

Register indirect

Function	Sub	$A \leftarrow A - r$ Subtracts the content of the r register (A/B) from the A register.					Mode Example	Src: Register direct Dst: Register direct Set Value Result									
Code	MSB						Α	В	А	SC							
	0	0	0	1	0	0	0	r	10H/11H *		_ ~	Б	~	Ν	V	С	Z
*		r	M	nem	ioni	с	Co	de	1	• D=0, U=0	A8H	42H	66H	0	1	0	0
	Α	0	SI	UB	A, /	ł	10)H			36H	5AH	DCH	1	0	1	0
	В	1	SI	UB	A, E	3	11	н		• D=1, U=0	88	39	49	0	0	0	0
Elaa		10		D	NL	V	6	Z		• D=1, U=1	88	39	09	0	0	1	0
Flag	11 -	10 -	U ★	*	N ↓	V ↓	C ↓	∠ ¢									

Function	$A \leftarrow A - nn$ Subtracts 8-bit immediate data nn from the A		Src: Immediate data Dst: Register direct							
	register.	Example	Set \	/alue		Res	sult			
Code	MSB LSB		_	~ ~	۸		S	С		
	0 0 0 1 0 0 1 0 12H		A	nn	A	Ν	V	С	Ζ	
	n n n	• D=0, U=0	A8H	42H	66H	0	1	0	0	
El			36H	5AH	DCH	1	0	1	0	
Flag		• D=1, U=0	88	39	49	0	0	0	0	
	$ - - \star \star \downarrow \downarrow \downarrow \downarrow \downarrow$	• D=1, U=1	88	39	09	0	0	1	0	

Function $A \leftarrow A - [BR:ll]$

Subtracts the content of the data memory from the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

MSB Code LSB 0 0 0 14H 0 0 1 0 1 l l 11 Ζ Flag 11 10 U D Ν V С _ * * \$ \$ \$ 1

Mode	Src: 8-bit absolute
	Dst: Register direct

Example	Set \	/alue	Result							
	А	[BR: <i>11</i>]	А		S	С				
	~		A	Ν	V	С	Ζ			
• D=0, U=0	A8H	42H	66H	0	1	0	0			
	36H	5AH	DCH	1	0	1	0			
• D=1, U=0	88	39	49	0	0	0	0			
• D=1, U=1	88	39	09	0	0	1	0			

Function	A ← A - [hh <i>ll</i>]	Flag	l1 l0	U D	N V	С	Ζ		
	Subtracts the content of the data memory that			* *	\$ \$	\$	\leftrightarrow		
	has been address specified by the 16-bit		· · · ·						
	absolute address hhll from the A register.	<i>Mode</i> Src: 16-bit absolute							
	The content of the EP register becomes the		Dst: Re	gister di	rect				
	page address of the data memory (MODEL2/3).	Example	Set Value Resul						
<i>c</i> 1		Ехитри	Jerv			IXE.			
Code	MSB LSB		А		•		S	С	
	0 0 0 1 0 1 0 1 15H		A	[hh <i>ll</i>]	A	Ν	V	С	Ζ
		• D=0, U=0	A8H	42H	66H	0	1	0	0
			36H	5AH	DCH	1	0	1	0
	h h h h	• D=1, U=0	88	39	49	0	0	0	0
		• D=1, U=1	88	39	09	0	0	1	0

Function	$A \leftarrow A$ - [HL] Subtracts the content of the data memory that has been address specified by the HL register		Src: Re Dst: Re Set \	gister dir		Res	Sult		1
	from the A register.	Launpie	001 (aluc		T(C)	S	0	
	The content of the EP register becomes the page address of the data memory (MODEL2/3).		A	[HL]	А	Ν	V	C	Ζ
Code	MSB LSB	• D=0, U=0	A8H	42H	66H	0	1	0	0
Coue			36H	5AH	DCH	1	0	1	0
		• D=1, U=0	88	39	49	0	0	0	0
Flag	11 10 U D N V C Z	• D=1, U=1	88	39	09	0	0	1	0
	$- - \star \star \uparrow \uparrow \uparrow \uparrow$								

Function $A \leftarrow A$ - [ir]

Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the A register. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

*

MSB							LSB	
0	0	0	1	0	1	1	ir	16H/17H *
i	r	N	Iner	noni	с	Со	de	
IX	0	SI	JB .	A, [l	X]	16	ŝН	
IY	1	ิรเ	JB	A, [l	Y]	17	Ή	

Flag	11	10	U	D	Ν	V	С	Ζ		
	Ι	-	*	*	↕	\$	\$	\$		
	Src: Dst:		0			ct				
Example	S	Set \	/alu	е			Re	sult		
	,	、 、	r	-1		、 、		S	С	
	A	4	[i	ſ	A	4	Ν	V	С	Ζ
• D=0, U=0	A	3H	42	H	66	Н	0	1	0	0
	36	Н	5 <i>A</i>	Н	DO	СН	1	0	1	0
• D=1, U=0	8	8	3	9	4	9	0	0	0	0
• D=1, U=1	8	8	3	9	0	9	0	0	1	0

$D=0, \ C=0$	11011	7211	0011	0	1	0	L
	36H	5AH	DCH	1	0	1	
D=1, U=0	88	39	49	0	0	0	
D=1, U=1	88	39	09	0	0	1	

Function $A \leftarrow A$ - [ir+dd]

Subtracts the content of the data memory from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. Flag

11	10	U	D	Ν	V	С	Ζ
_	-	*	*	\$	\$	\$	\$

Mode Src: Register indirect with displacement Dst: Register direct

displacement dd.	
The displacement dd is handled as signed	
data and the range is -128 to 127.	
The content of the XP register (at time of IX	
specification) or the YP register (at time of	
IY specification) becomes the page address	
of the data memory (MODEL2/3).	

1 0 0 ir

LSB 0 CEH

10H/11H*

Example	Set \	/alue		Result					
	A [irudd]		^		S	С			
	A [ir+dd] D=0, U=0 A8H 42H		A	Ν	V	С	Ζ		
• D=0, U=0			66H	0	1	0	0		
	36H	5AH	DCH	1	0	1	0		
• D=1, U=0	88	39	49	0	0	0	0		
• D=1, U=1	88	39	09	0	0	1	0		

Code	MSB	3				
	1	1	0	0	1	1
	0	0	0	1	0	0
			ı	d	d	

			(b	d				dd
*	i	r	Mn	en	nonic	;	Со	de	
	IX	0	SUB	Α,	[IX+c	[bb	10	H	
	IY	1	SUB SUB	Α,	[IY+c	dd]	11	н	

Mode

Function $A \leftarrow A$ - [ir+L]

Subtracts the content of the data memory from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

							(-).
Code		MSB	5						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	0	1	0	0	1	ir	12H/13H *
	*	i	r	N	Iner	noni	ic	Co	de	1
		IX	0	SU	ΒA	, [IX	(+L]	12	2H	
		IY	1	SU SU	ΒA	, [IY	'+L]	13	вH	

Flag	11	10	U	D	Ν	V	С	Ζ
	-	-	*	\star	\$	\$	\$	\$

Src: Register indirect with index register Dst: Register direct

000	

Example	Set \	/alue	Result						
	А	[ir+L]	А	SC					
	A	[II+L]	A	Ν	V	С	Ζ		
• D=0, U=0	A8H 42H		66H	0	1	0	0		
	36H	5AH	DCH	1	0	1	0		
• D=1, U=0	88	39	49	0	0	0	0		
• D=1, U=1	88	39	09	0	0	1	0		

Ζ

0 0 0

		·						0 5		1					
Function	 <i>I</i> [HL] ← [HL] - A Subtracts the content of the A register from the data memory that has been address 									Src: Re Dst: Re	0				
	specifi			-				address	Example	Set \	/alue		Re	sult	
		•			0			comes the		[HL]	Α	[HL]		S	С
						-		(MODEL2/3).			A		Ν	V	С
Code	MSB			LSB					• D=0, U=0	A8H	42H	66H	0	1	0
Coue		0	0	1	1	1	0	СЕН		36H	5AH	DCH	1	0	1
			•	<u> </u>		•			• D=1, U=0	88	39	49	0	0	0
	0 0	0	1	0	1	0	0	14H	• D=1, U=1	88	39	09	0	0	1
Flag	I1 I0	U	D	N	V	С	Z								
		*	*	€	\$	\$	\$								

Function	the of spectrum of the	trac data cifie con	ts th me d by tent	e 8- mor the of th	bit i y th HL ne E	at ha reg P re	as be ister giste	een a r. er be	ata nn from address comes the (MODEL2/3).
Code	MSB							LSB	
	1	1	0	0	1	1	1	0	CEH
	0	0	0	1	0	1	0	1	15H

	0	0	0	1	0	1	0	1	15H
		ı		n	n	ı	ı		nn
Flag	11	10	U	D	Ν	V	С	Ζ	Ì
						•			

Mode Src: Immediate data Dst: Register indirect

Example	Set \	/alue	Result							
	г ш і 1	nn	1111	SC						
	[HL]	nn	[HL]	Ν	V	С	Ζ			
• D=0, U=0	A8H	42H	66H	0	1	0	0			
	36H	5AH	DCH	1	0	1	0			
• D=1, U=0	88	39	49	0	0	0	0			
• D=1, U=1	88	39	09	0	0	1	0			

Function $[HL] \leftarrow [HL] - [ir]$

Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).



Flag	11	10	U	D	Ν	V	С	Ζ
	_	-	*	*	\$	¢	\$	¢

c. Register indirect Mode

SIC:	Register	indirect
Dst:	Register	indirect

Example	Set \	/alue	Result							
	[HL]	[ir]	1111		S	С				
	[UL]	[ir]	[HL]	Ν	V	С	Ζ			
• D=0, U=0	A8H	42H	66H	0	1	0	0			
	36H	5AH	DCH	1	0	1	0			
• D=1, U=0	88	39	49	0	0	0	0			
• D=1, U=1	88	39	09	0	0	1	0			

Function	Subtrac	BA - rp ts the content of IY) from the BA		0	Mode	Src: Re Dst: Re						
	$\Pi L/I\Lambda/I$	(1) from the \mathbf{D}	riegiste	1.	Example	Set \	/alue		Res	sult		
Code	MSB 1 1	0 0 1 1	LSB	CFH		BA	rp	BA	N	S	C C	Z
	0 0	0 0 1 0	rp	08H-0BH*		63C2H	2125H	429DH	0	0	0	0
		N4				C261H	5A32H	682FH	0	1	0	0
*	rp	Mnemonic	Code			205CH	7120H	AF3CH	1	0	1	0
	BA 00	SUB BA, BA	08H								(rp≠]	BA)
	HL 01	SUB BA, HL	09H								• 1	
	IX 10	SUB BA, IX	0AH									
	IY 11	SUB BA, IY	0BH									
Flag	l1 l0	U D N V	C Z									
		1	↓ ↓									

S1C88 CORE CPU MANUAL

1 0

Mode

Function		trac	ts th	e 16	5-bit	imr	nedi	iate	data mmnn
Code	MSE	3						LSB	
	1	1	0	1	0	0	0	0	D0H
		1	1	'n	'n	1	1		nn
		ı		m	m	ı	ı	ı 1	mm
Flag	11	10	U	D	Ν	V	С	Z	
	-	_	-	-	\$	\$	\$	↕	

	Dst: Register direct												
Example	Set \	Result											
	BA	mmnn	BA	SC									
	БА	mmnn	БА	Ν	V	C							
	63C2H	2125H	429DH	0	0	(
	C261H	5A32H	682FH	0	1	0							

205CH 7120H AF3CH 1 0

Src: Immediate data

Function	$HL \leftarrow HL - rp$ Subtracts the content of the rp register (BA/ HL/IX/IY) from the HL register.								Mode	Src: Register direct Dst: Register direct							
	ΠL/								Example	Set \	/alue		Res	sult			
Code	MSB						LSE	-			-			SC			
	1	1	0	0	1	1	1 1	CFH		HL	rp	HL	Ν	V	С	Ζ	
	0	0	1	0	1	0	rp	28H-2BH*		63C2H	2125H	429DH	0	0	0	0	
	_	-		-		-	;]		C261H	5A32H	682FH	0	1	0	0	
*	r			Inem		-	Code			205CH	7120H	AF3CH	1	0	1	0	
	BA	00	SU	JB ⊦	IL, E	BA	28H								(rp≠	HL)	
	HL	01	SL	JB F	HL, H	ΗL	29H								• 1	,	
	IX	10	SL	JB H	ΗL, Ι	IX	2AH										
	IY	11	SL	JB H	HL, I	IY	2BH										
Flag	11	10	U	D	Ν	V	CΖ	- -									
rug		10	0		1N ↑	v ↑	0 Z ↑ ↑	_									
					*	*	+ +										

Function	HL ← HL - mmnn Subtracts the 16-bit immediate data mmnn from the HL register.	Mode Example	Dst: Re		ediate data ster direct lue Result					
Code		Example	HL	mmnn	HL	IXE:	S	С		
					429DH	N 0	V 0	C 0	Z 0	
			C261H	5A32H	682FH	0	1	0	0	
Flag			205CH	7120H	AF3CH	1	0	1	0	
1 1115	$ \uparrow \uparrow \uparrow \uparrow \uparrow$									

Function	$IX \leftarrow IX - rp$ Subtracts the content of the rp register (BA/HL) from the IX register.	Mode							
	, 6	Example	Set Val	lue		Res	sult		
Code	MSB LSB		IV		IV		S	С	
	1 1 0 0 1 1 1 CFH		IX	rp	IX	Ν	V	С	Ζ
	0 1 0 0 1 0 0 rp 48H/49H*		63C2H 21	125H 42	29DH	0	0	0	0
			C261H 5A	A32H 68	82FH	0	1	0	0
*	rp Mnemonic Code		205CH 71	120H AI	F3CH	1	0	1	0
	BA 0 SUB IX, BA 48H								
	HL 1 SUB IX, HL 49H								
Flag	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								

Mode

Function	Sub	X ← IX - mmnn Subtracts the 16-bit immediate data mmnn from the IX register.									
Code	MSE	3						LSB			
	1	1	0	1	0	0	1	0	D2H		
				n	n		ı		nn		
				m	m		ı ı	ı	mm		
Flag	11	10	U	D	Ν	V	С	Z			
	-	-	-	-	\$	\$	\$	\$			
									-		

Src: Immediate data Dst: Register direct

Example	Set \	/alue		Res	sult		
	іх	mmnn IX N		S	С		
				Ν	V	С	Ζ
	63C2H	2125H	429DH	0	0	0	0
	C261H	5A32H	5A32H 682FH		1	0	0
	205CH	7120H	AF3CH	1	0	1	0

Function	IY ← IY - rp	Mode	Src: Register direct						
	Subtracts the content of the rp register (BA/		Dst: Re	gister di	rect				
	HL) from the IY register.	Example	cample Set Value Re						
Code	MSB LSB						SC		
	1 1 0 0 1 1 1 1 CFH		IY	rp	IY	Ν	V	С	Ζ
	0 1 0 0 1 0 1 rp 4AH/4BH*		63C2H	2125H	429DH	0	0	0	0
			C261H	5A32H	682FH	0	1	0	0
*	rp Mnemonic Code		205CH	7120H	AF3CH	1	0	1	0
	BA 0 SUB IY, BA 4AH		1		•				
	HL 1 SUB IY, HL 4BH								
Flag									
rug									
	$ - - - - \downarrow \downarrow \downarrow \downarrow \downarrow $								

Result SC

N

0 0 0

0 1 0 0

1

νI C Ζ

0 1 0

0

Mode

Function	Sub	$Y \leftarrow IY - mmnn$ Subtracts the 16-bit immediate data mmnn from the IY register.									
Code	MSE	3						LSB			
	1	1	0	1	0	0	1	1	D3H		
		1	1	'n	n			1	nn		
		ı		m	m				mm		
Flag	11	10	U	D	N	V	С	Z			
	_	-	-	-	¢	¢	↕	\$			

Dst: Register direct														
Example	Set \	/alue		Re	sult									
	IY	IY mmnn						N/					S	С
	IŤ	mmnn	IY	Ν	V	С								
	63C2H	2125H	429DH	0	0	0								
	C261H	5A32H	682FH	0	1	0								
	205CH	7120H	AF3CH	1	0	1								

Src: Immediate data

Function	$SP \leftarrow SP - rp$ Subtracts the content of the rp register (BA/HL) from the stack pointer (SP).	Mode	Src: Register direct Dst: Register direct				
	TIE) from the stack pointer (SI).	Example	Set V	/alue			
Code	MSB LSB 1 1 0 0 1 1 1 1		SP	rp	SP		
	0 1 0 0 1 1 0 rp 4CH/4DH*		63C2H	2125H	429DH		
*			C261H	5A32H	682FH		
*	rp Mnemonic Code		205CH	7120H	AF3CH		
	BA 0 SUB SP, BA 4CH						
	HL 1 SUB SP, HL 4DH						
Flag	I1 I0 U D N V C Z						
	$\left \begin{array}{c c c c c c c c c c c c c c c c c c c$						

Function	$SP \leftarrow SP$ - mmnn Subtracts the 16-bit immediate data mmnn	Mode	Src: Immediate data Dst: Register direct							
	from the stack pointer (SP).	Example	Set \	/alue		Res	sult			
Code	MSB LSB		0.5		0.5		S	С		
	1 1 0 0 1 1 1 1 CFH		SP	mmnn	SP	Ν	V	С	Ζ	
	0 1 1 0 1 0 1 6AH		63C2H	2125H	429DH	0	0	0	0	
			C261H	5A32H	682FH	0	1	0	0	
	n n n		205CH	7120H	AF3CH	1	0	1	0	
	m m m mm									
Flag	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									

Function	$A(H) \leftrightarrow A(L)$	Mode	Register dire	r direct						
	Replaces the content of the lower 4 bits with the upper 4 bits of the A register.	Example	Set Value	l	Result					
<i>.</i> .			٨	^	SC					
Code	MSB LSB		A	A	N V	CZ				
	1 1 1 1 1 0 1 1 0 F6H		4CH	C4H						
Flag	11 10 U D N V C Z		62H	26H						
			-							

Function	$[HL](H) \leftrightarrow [HL](L)$	Mode	Register ind	Register indirect					
	Replaces the content of the lower 4 bits with the upper 4 bits of the data memory specified	Example	Set Value	F	Resu	lt			
	by the HL register.		[HL]	[HL]		S	с _		
	The content of the EP register becomes the		['''_]	[[]]	Ν	V	С	Ζ	
	page address of the data memory (MODEL2/3).		4CH	C4H	-	-	-	-	
Code	MSB LSB		62H	26H	-	-	-	-	
	1 1 1 1 0 1 1 F7H								
Flag	I1 I0 U D N V C Z								

Function

 $\begin{array}{c} A \\ mn \end{array} \xrightarrow{} \begin{array}{c} B \\ 0 \\ m0 \\ n \end{array}$

Unpacks the content of the A register and stores it in the BA register. The lower 4 bits of the B register are substituted for the content of the upper 4 bits of the A register and both of the upper 4 bits of the A register and B register become '0'.

Code	MSB	5					LSB			
	1	1	0	1	1	1	1	1	DFH	
Flag	11	10	U	D	Ν	V	С	Ζ		
	_	-	-	-	-	-	-	-		

Mode Implide (Register direct)

Example	Set Value	R	lesu	lt			
Блитри	Oct value		Result				
	۸	BA	SC				
	A	DA	Ν	V	С	Ζ	
	84H	0804H	-	-	-	-	

SC V

Ζ С 0 _ 0

Function	Tak	kes an exclusive OR of the content of the r gister (A/B) and the content of the A								Mode	Src: Register direct Dst: Register direct					
	0									Example	Set \	/alue	Result			
<i>.</i> .	U	register and stores the result in the A register MSB LSB				U		^	В	^	SC					
Code		3						LSB	1		A	В	A	Ν	V	Γ
	0	0	1	1	1	0	0	r	38H/39H *		2CH	41H	6DH	0	-	Ī
*		r	N	Iner	noni	с	Со	de)		7AH	B6H	CCH	1	_	
	Α	0	X	OR	Α, Ι	A	38	Н								
	В	1	X	OR	Α, Ι	В	39	Н								
Flag	11	10	U	D	Ν	V	С	Ζ								
0	-	_	-	-	\$	-	-	\$								

Function	$\mathbf{A} \leftarrow \mathbf{A} \forall \mathbf{nn}$ Takes an exclusive OR of the 8-bit immediate data nn and the content of the A register and stores the result in the A register.								Mode Examp	
Code	MSE 0	0	1	1	1	0	1	LSB 0	ЗАН	
		1	1	'n	n	1	1	1	nn	
Flag	11	10	U	D	N	V	С	Z		
	-	-	-	-	\$	_	-	\$		

Dst: Register direct											
mple	Set V	/alue	Result								
	А	nn	А	SC							
	A		A	Ν	V	С	Ζ				
	2CH	41H	6DH	0	-	-	0				
	7AH	B6H	CCH	1	-	-	0				

Src: Immediate data

Mode

Function $A \leftarrow A \forall [BR:ll]$

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The content of the EP register becomes the

page address of the data memory (MODEL2/3).





Src:	8-bit absolute
Dst:	Register direct

Example	Set \	/alue	Result							
	^	[DD.11]	^	SC						
	A	[BR: <i>ll</i>]	A	Ν	V	С	Ζ			
	2CH	41H	6DH	0	-	-	0			
	7AH	B6H	CCH	1	-	-	0			

Function	$\mathbf{A} \leftarrow \mathbf{A} \forall $ [hh <i>ll</i>] Takes an exclusive OR of the content of the data memory that has been address specified by the 16-bit absolute address hh <i>ll</i> and the content of the A register and stores the result	Flag Mode	I1 I0 U D N V C Z $ \uparrow$ $ \uparrow$ Src: 16-bit absolute Dst: Register direct							
	in the A register. The content of the EP register becomes the	Example	Set Value		Result					
	page address of the data memory (MODEL2/3).		A	[hh <i>ll</i>]	А	N	S	с С	7	
Code	MSB LSB		2CH	41H	6DH	0	• -	-	0	
	0 0 1 1 1 1 0 1 3DH		7AH	B6H	CCH	1	-	-	0	

Function $A \leftarrow A \forall [HL]$

Takes an exclusive OR of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3). Mode Src: Register indirect Dst: Register direct

Set Value Example Result SC А [HL] А Ν V C Ζ 2CH 41H 6DH 0 0 _ _ 7AH B6H CCH 0 1

Code	MSB							LSB	
	0	0	1	1	1	0	1	1	3BH
Flag	11	10	U	D	Ν	V	С	Z	
	-	-	—	-	\$	-	-	\$	

Function $A \leftarrow A \forall$ [ir]

Takes an exclusive OR of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).



Flag	11	10	U	D	Ν	V	С	Ζ
	-	-	-	-	\$	-	-	\$

Mode Src: Register indirect

Example

Dst: Register direct

CatVal Т

Set \	/alue		Res	sult					
А	[ir]	Δ	SC						
A	[11]	A	Ν	٧	С	Ζ			
2CH	41H	6DH	0	-	-	0			
7AH	B6H	CCH	1	_	-	0			

1.

Function $A \leftarrow A \forall$ [ir+dd]

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the displacement dd. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

					~					•
Code		MSE	5						LSB	
		1	1	0	0	1	1	1	0	CEH
		0	0	1	1	1	0	0	ir	38H/39H *
					d	d				dd
	*	i	r	N	Iner	noni	с	Со	de	Ì
		IX	0	XO	RΑ,	[IX+	-dd]	38	ЗH	
		IY	1	XO	RΑ,	[IY-	-dd]	39	н	
Flag		11	10	U	D	Ν	V	С	Z	
		-	-	-	-	¢	-	-	\$	
Mode		Src: Dst:		•			ct wi	th di	spla	icement

Example

Src:	Register	indirect	with	displa	aceme	эn
Dst:	Register	direct				

Set \	/alue		Res	sult		
۸	[ir+dd]	^		S	С	
A	լո+սսյ	A	Ν	V	С	Ζ
2CH	41H	6DH	0	_	-	0
7AH	B6H	CCH	1	_	-	0

Function $A \leftarrow A \forall$ [ir+L] Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

[ir reg	. + 1	_] a	na 1	A re	g. ∏					4 cycles
Code		MSE	3						LSB	
		1	1	0	0	1	1	1	0	CEH
	1 1 0 0 1 1 1 0 CEH 0 0 1 1 1 0 1 ir 3AH/3BH2 * ir Mnemonic Code Code IX 0 XOR A, [IX+L] 3AH IY 1 XOR A, [IY+L] 3BH III IO U D N V C Z - - - - - - - ↓ III III III III III III III IIII IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		3AH/3BH *							
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									
		IX	0	ХО	RΑ	, [IX	(+L]		λH	
		IY	1	хо	RΑ	, [IY	+L]	3E	ВН	
Flag		11	10	U	D	Ν	V	С	Z	
		_	-	-	-	\$	-	-	\$	
Mode				giste			ct wi	th in	dex	register

Example

Dst: Register direct

Set \	/alue		Re	sult		
۸	[ir+L]	Λ		S	С	
A	[II+L]	A	Ν	V	С	Ζ
2CH	41H	6DH	0	-	-	0
7AH	B6H	ССН	1	_	_	0

М

	•			0					•
Function	$\mathbf{B} \leftarrow \mathbf{B} \forall \mathbf{nn}$ Takes an exclusive OR of the 8-bit immediate	Mode	Src: Imr Dst: Re						
	data nn and the content of the B register and stores the result in the B register.	Example	Set \	/alue		Re	sult		
~ •	_		В		В		S	С	
Code	MSB LSB		В	nn	Б	Ν	V	С	Ζ
	1 1 0 0 1 1 1 0 CEH		2CH	41H	6DH	0	-	-	0
	1 0 1 1 1 0 0 B8H		7AH	B6H	CCH	1	-	-	0
	n n n								
Flag	I1 I0 U D N V C Z								

Function		es a	n ex	clus					-bit immediate	Mode	Src: Imr Dst: Re		
	stor								U	Example	Set \	/alue	
Code	MSE		_	_	. .			LSB			L	nn	L
	1	1	0	0	1	1	1	0	CEH		2CH	41H	6DF
	1	0	1	1	1	0	0	1	B9H		7AH	B6H	CCH
			1	n	n	1		1	nn				
Flag	11	10	U	D	N	V	С	Ζ	1				
-	-	-	-	-	\$	-	-	\$					

Mode

Example

	•••		,			1111 -	LAC	insi	ve on inineau
Function	Tak	es a 1 nn	n ex and	clus the	con	tent	of t	he H	-bit immediate I register and er.
Code	MSE 1	3	0	0	1	1	1	LSB 0	СЕН
	<u> </u>		U	0				U	0LIII
	1	0	1	1	1	0	1	0	BAH
		1	1	n	n	1	1	ı	nn
Flag	11	10	U	D	Ν	V	С	Ζ	
	-	-	-	-	\$	-	-	\$	

Src: Immediate data Dst: Register direct

Set \	/alue		Result								
н		н	SC								
п	nn		Ν	V	С	Ζ					
2CH	41H	6DH	0	-	-	0					
7AH	B6H	CCH	1	-	-	0					

Result SC

Ν

0

1

Ζ

0

VC

_ 0

_ _

6DH

CCH

Function SC \leftarrow SC \forall nn Mode Src: Immediate data Takes an exclusive OR of the 8-bit immediate Dst: Register direct data nn and the content of the system Example Set Value Result condition flag (SC) and sets the result in the SC system condition flag (SC). SC nn Ζ 11 10 υ D Ν V С Code MSB LSB 2CH 0 41H 1 1 0 1 1 0 1 1 0 0 1 1 1 0 9EH 1 7AH B6H 1 1 0 0 1 1 0 0 n n nn V С Ζ Flag 11 10 U D Ν 1 1 1 \$ \$ \$ 1 1

Function	[BR	: <i>ll</i>]	\leftarrow	[BR	:11]	∀n	n			Flag
	data stor	anc es th	l the	cor cor	in t	t of t hat a	the o	data ess.	-bit immediate memory and The data fied by the	Mode
						-			er byte olute address <i>ll</i>	Example
	(lov									
							0		comes the (MODEL2/3).	
Code	MSE	5						LSB		
	1	1	0	1	1	0	1	0	DAH	

11	10	U	D	Ν	V	С	Ζ
-	-	-	-	\$	-	-	\$

Mode

Src:	Immediate data
Dst:	8-bit absolute

Dst:	8-bit	abso	lute

?	Set \	/alue		Result							
	[DD. <i>11</i>]	~~	[DD.11]	SC							
	[BR: <i>ll</i>]	nn	[BR: <i>ll</i>]	Ν	V	С	Ζ				
	2CH	41H	6DH	0	-	_	0				
	7AH	B6H	CCH	1	-	_	0				



Function $[HL] \leftarrow [HL] \forall A$

Takes an exclusive OR of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

Flag



Mode	

Src: Register direct Dst: Register indirect

Example	Set \	/alue		Re	sult		
	[HL]	А	1111		S	С	
	[nL]	A	[HL]	Ν	V	С	Ζ
	2CH	41H	6DH	0	-	-	0
	7AH	B6H	CCH	1	-	-	0

Function	[HL] ← [HL] \forall nn Takes an exclusive OR of the 8-bit immediate	Mode	Src: Imr Dst: Re						
	data nn and the data memory that has been address specified by the HL register and	Example	Set \	/alue		Res	sult		
	stores the result in that address.		[HL]	nn	[HL]		S	С	
	The content of the EP register becomes the		[112]		[112]	Ν	V	С	Ζ
	page address of the data memory (MODEL2/3).		2CH	41H	6DH	0	-	-	0
Code	MSB LSB		7AH	B6H	CCH	1	-	-	0
	1 1 0 0 1 1 1 0 CEH								
	0 0 1 1 1 1 0 1 3DH								
	n n n								
Flag	11 10 U D N V C Z								
	$ - - - \uparrow \uparrow - \uparrow\downarrow $								

Function [HL] \leftarrow [HL] \forall [ir]

Takes an exclusive OR of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).



Mode Src: Register indirect Dst: Register indirect

Example	Set \	/alue		Res	sult		
		[:+1			S	С	
	[HL]	[ir]	[HL]	Ν	V	С	Ζ
	2CH	41H	6DH	0	-	-	0
	7AH	B6H	CCH	1	-	-	0

APPENDIX A

Operation Code Map

_	-	2	3	4	5	9	7	8	6	A	в	ပ	۵	ш	ш
SI	SUB	AND	СР	LD	ΓD	۲D	۲D	INC	INC	PUSH	ΓD	ADD	SUB	CARS	CARS
A	A,A	A,A	A,A	A,A	L,A	[IX],A	[IY],A	А	BA	BA	A,#nn	BA,#mmnn	BA,#mmnn	C,rr	rr
0,	SUB	AND	СР	LD	LD	LD	LD	INC	INC	PUSH	LD	ADD	SUB	CARS	JRS
-	A,B	A,B	A,B	A,B	L,B	[IX],B	[IY],B	В	щ	ΗL	B,#nn	HL,#mmnn	HL,#mmnn	NC,rr	л
	SUB	AND	СР	LD	LD	LD	LD	INC	INC	PUSH	D	ADD	SUB	CARS	CARL
	A,#nn	A,#nn	A,#nn	A,L	L,L	[IX],L	[IY],L		×	×	L,#nn	IX,#mmnn	IX,#mmnn	Z,rr	qqrr
	SUB	AND	СР	LD	ΓD	LD	ΓD	INC	INC	PUSH	D	ADD	SUB	CARS	JRL
	A,[HL]	A,[HL]	A,[HL]	A,H	L,H	H'[XI]	H(Y)	т	≥	≥	H,#nn	IV,#mmnn	IY,#mmnn	NZ,rr	qqrr
	SUB	AND	СР	LD	LD	LD	LD	INC	BIT	PUSH	D	LD	СР	JRS	Чſ
A,[BR: <i>II</i>]	A,[BR:11]	A,[BR:11]	A,[BR: <i>ll</i>]	A,[BR: <i>II</i>]	L,[BR: <i>II</i>]	[IX],[BR: <i>II</i>]	[IY],[BR: <i>II</i>]	BR	A,B	BR	BR,#hh	BA,#mmnn	BA,#mmnn	C,rr	Н
	SUB	AND			ГD	LD	ΓD	INC	BIT	PUSH	D	ΓD	СР	JRS	DJR
	A,[hh <i>il</i>]	A,[hh <i>ii</i>]	A,[hh <i>ll</i>]	A,[HL]	L,[HL]	[IX]'[HL]	[IV],[HL]	[BR: <i>II</i>]	[HL],#nn	EP	[HL],#nn	HL,#mmnn	HL,#mmnn	NC,rr	NZ,rr
	SUB	AND	СР		LD	LD	LD	INC	BIT	PUSH	D	LD	СР	JRS	SWAP
	A,[IX]	A,[IX]	A,[IX]	A,[IX]	L,[IX]	[X]'[X]	[X]'[X]	[HL]	A,#nn	Ы	uu#'[X]]	IX,#mmnn	IX,#mmnn	Z,rr	A
	SUB	AND	СР	LD	LD	۲D	۲D	INC	BIT	PUSH	ΓD	ΓD	СР	JRS	SWAP
	A,[IY]	A,[IY]	A,[IY]	A,[IY]	L,[IY]	[X]'[IX]	[IY],[IY]	SP	B,#nn	SC	[IY],#nn	IY,#mmnn	IY,#mmnn	NZ, IT	[HL]
	SBC	OR	XOR	LD				DEC	DEC	РОР	LD	EX	AND	CARL	RET
	A,A	A,A	A,A	B,A	H,A	[HL],A	: <i>[l</i>],A	А	BA	BA	BA,[hh <i>il</i>]	BA,HL	[BR:11],#nn	C,qqrr	
	SBC	OR	XOR	LD	ΓD	۲D		DEC	DEC	РОР	LD	EX	OR	CARL	RETE
	A,B	A,B	A,B	B,B	H,B	[HL],B	[BR: <i>II</i>],B	В	Н	HL	HL,[hh//]	BA,IX	[BR://],#nn	NC,qqrr	
	SBC	OR	XOR	LD	LD	LD	LD	DEC	DEC	РОР	D	EX	XOR	CARL	RETS
	A,#nn	A,#nn	A,#nn	B,L	H,L	[HL],L	[BR: <i>II</i>],L	J	×	×	[<i>11</i> ,[hh <i>11</i>]	BA,IY	[BR://],#nn	Z,qqrr	
	SBC	OR	XOR	LD	ГD	۲D	۲D	DEC	DEC	РОР	LD	EX	СР	CARL	CALL
	A,[HL]	A,[HL]	A,[HL]	B,H	H,H	[HL],H	[BR: <i>II</i>],H	Н	١٢	١٧	[<i>11</i> /[]/]/]/	BA,SP	[BR://],#nn	NZ,qqrr	[hh <i>ll</i>]
	SBC	OR	XOR	LD	LD	LD	Undefined	DEC	AND	РОР	D	EX	BIT	JRL	INT
A,[BR: <i>II</i>]	A,[BR://]	A,[BR:1/]	A,[BR: <i>II</i>]	B,[BR: <i>II</i>]	H,[BR://]	[HL],[BR://]	Code	BR	SC,#nn	BR	[hh <i>il</i>],BA	A,B	[BR://],#nn	C,qqrr	[kk]
	SBC	OR	XOR	LD	ГD	۲D	۲D	DEC	OR	РОР	LD	EX	LD	JRL	dſ
	A,[hh//]	A,[hh <i>ii</i>]	A,[hh <i>ii</i>]	B,[HL]	H,[HL]	[HL],[HL]	[BR: <i>II</i>],[HL]	[11]	SC,#nn	EP	[hh <i>il</i>],HL	A,[HL]	[BR://],#nn	NC,qqrr	[kk]
	SBC	OR	XOR	LD	ΓD	۲D	۲D	DEC	XOR	РОР	LD	Expansion	PACK	JRL	Undefined
	A,[IX]	A,[IX]	A,[IX]	B,[IX]	H,[IX]	[HL],[IX]	: <i>II</i>],[IX]	[HL]	SC,#nn	IP	[hh <i>il</i>],IX	Code		Z,qqrr	Code
	SBC	OR	XOR	LD	LD	LD	LD	DEC	LD	РОР	LD	Expansion	UPCK	JRL	NOP
	A,[IY]	A,[IY]	A,[IY]	B,[IY]	H,[IY]	[HL],[IY]	[BR: <i>II</i>],[IY]	SP	SC,#nn	sc	[hh <i>il</i>],IY	Code		NZ,qqrr	

Operation code map (1/3)

																		nap														
ш	CARS	LT,rr	CARS	LE,rr	CARS	GT,rr	CARS	GE,rr	CARS	V,rr	CARS	NV,rr	CARS	P,rr	CARS	M,rr	CARS	F0,rr	CARS	F1,rr	CARS	F2,rr	CARS	F3,rr	CARS	NF0,rr	CARS	NF1,rr	CARS	NF2,rr	CARS	NF3 rr
ш	JRS	LT,rr	JRS	LE,rr	JRS	GT,rr	JRS	GE,rr	JRS	V,rr	JRS	NV,rr	JRS	P,rr	JRS	M,rr	JRS	F0,rr	JRS	F1,rr	JRS	F2,rr	JRS	F3,rr	JRS	NF0,rr	JRS	NF1,rr	JRS	NF2,rr	JRS	NF3 rr
D	LD	A,[hh <i>il</i>]	LD	B,[hh <i>il</i>]	LD	L,[hh <i>il</i>]	LD	H,[hh <i>il</i>]	Г	[hh <i>ii</i>],A	LD	[hh <i>ii</i>],B	LD	[µµ <i>1</i>]'T	LD	H/[//H	MLT		DIV							Undefined	Code Area					
ပ	LD	A,BR	LD	A,SC	LD	BR,A	ΓD	SC,A	LD	NB,#bb	LD	EP,#pp	LD	XP,#pp	LD	YP,#pp	LD	A,NB	LD	A,EP	LD	A,XP	LD	А, ҮР	LD	NB,A	ГО	EP,A	LD	XP,A	LD	
В		_		L,#nn	AND	H,#nn	Undefined	Code		E	OR	L,#nn	OR	H,#nn	Undefined	Code		B,#nn	XOR	L,#nn		H,#nn			СР	B,#nn	СР	L,#nn	СР	H,#nn	СР	44# OO
A	CPL		2	В	CPL	[BR: <i>II</i>]	CPL		NEG		NEG		NEG	[BR: <i>II</i>]		[HL]	SEP						Undefined	Code Area					HALT		SLP	
6	RL		RL		RL	[BR: <i>II</i>]	RL	[HL]	IJ	A		В	RLC	[BR: <i>II</i>]	RLC	[HL]	2	А	RR	В	RR	[BR: <i>II</i>]	RR	[HL]	RRC	A	RRC	В	RRC	[BR: <i>II</i>]		
8	SLA		SLA	В	SLA	[BR: <i>II</i>]	SLA	[HL]	SLL	A	SLL	В	SLL	[BR: <i>II</i>]	SLL	[HL]	SRA			~	ŝRA	BR: <i>II</i>]	ŝRA	HL]	SRL	A		В		[BR: <i>II</i>]	SRL	
7		_	0,		0,		0,		0,	1					0,			/[IX+dd] //	rd (Y],[IY+dd] E	ΓD	λ],[IX+L] [D	[I\]'[I\+L]	0,	_	0,				0,	
9	ΓD	[HL],[IX+dd]	D	[HL],[IY+dd]	LD	[HL],[IX+L]	LD	[HL],[IY+L]			-	Undetined	Code Area				רם ר	[lX+dd]	רם ור	[IX]'[I\A+qq] [I\A]'[X]	П	[X]'[X+F]	LD L	[X]'[I\+F]				Undefined	Code Area			
5		(pp+)		[][J][][][][][][][][][][][][][][][][][]	LD L	L,[IX+L] [[LD L	L,[IY+L] []	D	[IX+dd],L	LD	[IV+dd],L	q	[X+L],L	LD	T/[T+7]		[pp+X	LD L	H,[IY+dd]	LD L	H,[IX+L] [[LD L	H,[IY+L] [I	D	H'[pp+X]	ΓD	H'[pp+X]	LD	H'[]+X]	LD	
4	ΓD	(pp+y	Г	A,[IY+dd]	ΓD	A,[IX+L]	LD	A,[IY+L]		[IX+dd],A	LD	[IY+dd],A	ΓD	[IX+L],A	LD	[IY+L],A		[pp+X	LD	B,[IY+dd]	Г	B,[IX+L]	LD	B,[IY+L]	D	[IX+dd],B	ГО	[IV+dd],B	LD	[IX+L],B	ΓD	
З	CP 1	[pp+X	CP [A,[IY+dd] /	CP 1	A,[IX+L] /	CP 1	Y+L]		[HL],A [_	CP I	[HL],[IX] [CP 1	[HL],[IY] [XOR I			A,[IY+dd] E	XOR I		XOR I			[HL],A [[HL],#nn [[HL],[IX] [XOR I	L 1 1 1 1 1
2		[bb-		[pp+		A,[IX+L] /	AND (A,[IY+L] /		4		tun≇		X		[HL],[IY] [OR >	A,[IX+dd] /		A,[IY+dd]	OR	(+L]	OR >	_		[HL],A [[HL],#nn [OR >	[HL],[IX] [OR >	1 1 1 1 1 1
-	SUB /	[pp+	SUB	+dd]	SUB /	A,[IX+L]	SUB /	A,[IY+L]		[HL],A	SUB	[HL],#nn	SUB	[HL],[IX]	SUB /	[HL],[IY]		A,[IX+dd]		A,[IY+dd]		A,[IX+L]		+L]		[HL],A	SBC	[HL],#nn [SBC	[HL],[IX]	SBC	
0		+dd]	ADD	A,[IY+dd]	ADD	A,[IX+L]	ADD	A,[IY+L]		[HL],A	ADD	[HL],#nn	ADD	[HL],[IX]	ADD	[HL],[IY]	ADC	A,[IX+dd]	ADC	A,[IY+dd]	ADC	A,[IX+L]	ADC	+L]		[HL],A	ADC	[HL],#nn	ADC	[HL],[IX]	ADC	
		~	<u> </u>		۰ ۲		<u>م</u>		4			<u> </u>		<u> </u>	-		م ا			<u>م</u>	4		4		<u> </u>				- -			L,

Operation code map (2/3)

1 1																1 00				,					ğ	Ba					ō	
ш	ΓD	SP,BA	LD	SP,HL	LD	SP,IX	ΓD	SP,IY	ΓD	HL,SP	9	HL,PC		Undefined	Code Area		LD	BA,SP	P	BA,PC	ΓD	IX,SP			Undefined	Code Area			ΓD	IY,SP	Undefined	Code
ш	LD	BA,BA	LD	BA,HL	LD	BA,IX	LD	BA,IY	LD	HL,BA	P	HL,HL	P	HL,IX	P	HL,IY	LD	IX,BA	ГР	IX,HL	LD	IX,IX	LD	IX,IY	LD	IY,BA	LD	IV,HL	LD	XI'XI	LD	Ϋ́ΙΥ
D	ΓD	BA,[IX]	LD	HL,[IX]	LD	IX,[IX]	LD	IV,[IX]	Р	[IX],BA	P	[IX],HL	P	XI'[X]	P	YI,[XI]	П	BA,[IY]	LD	HL,[[Y]	LD	IX,[IY]	LD	IY,[IY]	LD	[IY],BA	Г	[IY],HL	LD	XI′[\]	LD	[[Y],IY
ပ	ΓD	BA,[HL]	ΓD	HL,[HL]	ΓD	IX,[HL]	LD	IV,[HL]	ΓD	[HL],BA	Г	[HL],HL	Г	[HL],IX	ΓD	[HL],IY																
В	PUSH	А	PUSH	В	PUSH	Γ	PUSH	Н	РОР	A	РОР	В	РОР	_	РОР	т	PUSH	ALL	PUSH	ALE					РОР	ALL	дОд	ALE				
A																																
6																Undefined	Code Area															
8																																
7	LD	BA,[SP+dd]	LD	HL,[SP+dd]	LD	IX,[SP+dd]	LD	IY,[SP+dd]	LD	[SP+dd],BA	D	[SP+dd],HL	D	[SP+dd],IX	D	[SP+dd],IY	LD	SP,[hh <i>ll</i>]							LD	[hh//],SP						
9	ADC	BA,#mmnn BA,[SP+dd]	ADC	HL,#mmnn	SBC	BA,#mmnn	SBC	HL,#mmnn IY,[SP+dd]									ADD	SP,#mmnn			SUB	SP,#mmnn			СР	SP,#mmnn [hh//],SP			LD	SP,#mmnn		
5														Undefined	Code Area										СР	SP,BA	СР	SP,HL				
4	ADD	IX,BA	ADD	IX,HL	ADD	IY,BA	ADD	IY,HL	ADD	SP,BA	ADD	SP,HL		Unde	Code		SUB	IX,BA	SUB	IX,HL	SUB	IY,BA	SUB	IX,HL	SUB	SP,BA	SUB	SP,HL				
3																	СР	HL,BA	СР	HL,HL	СР	HL,IX	СР	HL,IY								
		HL,BA	ADD	HL,HL	ADD	HL,IX	ADD	НL,IY	ADC	HL,BA	ADC	HL,HL	ADC	HL,IX	ADC	HL,IY	SUB	HL,BA		HL,HL	SUB	HL,IX	SUB	HL,IY	SBC	HL,BA	SBC	HL,HL	SBC	HL,IX	SBC	
2	ADD	보			-	Undefined HL,IX	Code Area ADD										CP	BA,BA	CP	BA,HL I	CP	BA,IX I	CP	BA,IY I			/	Undefined HL,HI	Code Area SBC		/	_
1 2	ADD	Ŧ				Undefi	Code												-				-		-		_		_			
H 0 1 2 3 4		BA,BA HL		BA,HL	ADD	BA,IX Undefi	ADD Code	BA,IY	ADC	BA,BA	ADC	BA,HL	ADC	BA,IX	ADC	BA,IY	SUB	BA,BA	SUB	BA,HL	SUB	BA,IX	SUB	BA,IY	SBC	BA,BA	SBC	BA,HL	SBC	BA,IX	SBC	N N

Operation code map (3/3)

APPENDIX **B**

Instruction List by Addressing Mode

Instruction list by addressing mode (1/12)

-bit Ariti	8-bit Arithmetic and I	ğ	Logic	c Operation	tion																
	Immediate	liate		Register Direct	Direct		Register Indirect	ndirec	t	Register Indirect with Displacement	ndirec	nt t	Register Indirect with Index Register	ndire Regis	ct ster	8-bit Absolute	olute		16-bit Absolute	solute	0
Mnemonic	Operand	Byte	Byte Cycle	Operand	Byte Cycle	Cycle	Operand	Byte Cycle	Cycle	Operand	Byte Cycle	Cycle	Operand	Byte	Byte Cycle	Operand	Byte Cycle	ycle	Operand	Byte Cycle	Cycle
ADD	A,#nn	2	2	A,A	1	2	A,[HL]	1		A,[IX+dd]	3		A,[IX+L]	2	4	A,[BR: <i>ll</i>]	2	3 A	A,[hh <i>li</i>]	3	4
				A,B	1		A,[IX]	-	2	A,[IY+dd]	б	4	A,[IY+L]	0	4						
							A,[IY]	-	0												
	[HL],#nn	ю	5	[HL],A	7	4	[HL],[IX]	6	S												
							[HL],[IY]	2	5												
ADC	A,#nn	0	7	A,A	1	0	A,[HL]	1	2	A,[IX+dd]	ю	4	A,[IX+L]	0		A,[BR: <i>ll</i>]	0	3 9	A,[hh <i>il</i>]	б	4
				A,B	-		A,[IX]	-		A,[IY+dd]	ю	4	A,[IY+L]	0	4						
							A,[IY]	1	0												
	[HL],#nn	б	5	[HL],A	7	4	[HL],[IX]	0	S												
							[HL],[IY]	2	5												
SUB	A,#nn	2	2	A,A	-	7	A,[HL]	-		A,[IX+dd]	3	4	A,[IX+L]	5	4	A,[BR: <i>ll</i>]	7	3 A	A,[hh <i>il</i>]	ю	4
				A,B	1		A,[IX]	1	2	A,[IY+dd]	ю	4	A,[IY+L]	0	4						
							A,[IY]	-	7												
	[HL],#nn	б	5	[HL],A	7	4	[HL],[IX]	0	S												
							[HL],[IY]	2	5								_	_			
SBC	A,#nn	2	2	A,A	1	7	A,[HL]	1		A,[IX+dd]	3		A,[IX+L]	2	4	A,[BR: <i>ll</i>]	2	3 A	A,[hh <i>ll</i>]	3	4
				A,B	-		A,[IX]	-	0	A,[IY+dd]	ю	4	A,[IY+L]	7	4						
							A,[IY]	1	7												
	[HL],#nn	ю	5	[HL],A	7	4	[HL],[IX]	0	S												
							[HL],[IY]	7	5												
AND	A,#nn	2	2	A,A	1	2	A,[HL]	1		A,[IX+dd]	3	4	A,[IX+L]	7	4	A,[BR: <i>ll</i>]	5	3 A	A,[hh <i>ll</i>]	3	4
	B,#nn	б	7	A,B	1		A,[IX]	1	2	A,[IY+dd]	ю	4	A,[IY+L]	0	4						
	L,#nn	б	2				A,[IY]	1	7												
	H,#nn	ю	2																		
	SC,#nn	0	0																		
	[BR://],#nn	ю	5	[HL],A	7	4	[HL],[IX]	0	5												
	[HL],#nn	ю	5				[HL],[IY]	2	S												
ß	A,#nn	7	7	A,A	-		A,[HL]	-		A,[IX+dd]	ю	4	A,[IX+L]	7	4	A,[BR: <i>ll</i>]	10	3 A	A,[hh <i>ll</i>]	ю	4
	B,#nn	б	б	A,B	1	0	A,[IX]	-	2	A,[IY+dd]	ю	4	A,[IY+L]	0	4	1			1		
	L,#nn	ю	ю				A,[IY]	1	0												
	H,#nn	ю	ю																		
	SC,#nn	7	ю																		
	[BR://],#nn	ю	5	[HL],A	7	4	[HL],[IX]	7	2												
	[HL],#nn	ю	5				[HL],[IY]	6	2												

8-bit Aritl	8-bit Arithmetic and Logic	р	00	ic Operation	tion																
	Immediate	liate			· Direc	t	Register Indirect	Indire	ट	Register Indirect with Displacement	Indired	nt nt	Register Indirect with Index Register	Indire Regi	ect ster	8-bit Absolute	solute		16-bit Absolute	osolut	_ ۵
Mnemonic	Operand	Byte	Byte Cycle	Operand	Byte	Byte Cycle		Byte	Byte Cycle	Operand	Byte Cycle	Cycle	Operand	Byte	Byte Cycle	Operand	Byte Cycle	Cycle	p	Byte Cycle	Cycle
XOR	A,#nn	0	7	A,A	-	2	A,[HL]		2	A,[IX+dd]	ю		A,[IX+L]	7		A,[BR: <i>II</i>]	5	3 P	A,[hh <i>il</i>]	3	4
	B,#nn	З	Э	A,B	-		A,[IX]	-	2	A,[IY+dd]	ю	4	A,[IY+L]	7	4						
	L,#nn	ŝ	б				A,[IY]	-	5												
	H,#nn	З	б																		
	SC,#nn	0	ю																		
	[BR://],#nn	ŝ	5	[HL],A	2	4	[HL],[IX]	2	5												
	[HL],#nn	3	5				[HL],[IY]	2	5												
СР	A,#nn	2	2	A,A	1	2	A,[HL]	1		A,[IX+dd]	3	4	A,[IX+L]	2	4	A,[BR: <i>II</i>]	2	3 4	A,[hh <i>ll</i>]	3	4
	B,#nn	З	б	A,B	-	2	A,[IX]	-	2	A,[IY+dd]	б	4	A,[IY+L]	0	4						
	L,#nn	З	ю				A,[IY]		2												
	H,#nn	б	б																		
	BR,#nn	\mathfrak{c}	С																		
	[BR://],#nn	З	4	[HL],A	0	ю	[HL],[IX]	2	4												
	[HL],nn	Э	4				[HL],[IY]	0	4												
BIT	A,#nn	2	2	A,B	1	2															
	B,#nn	0	0																		
	[BR://],#nn	З	4																		
	[HL],#nn	2	3																		
INC				A	-	2	[HL]	1	3							[BR://]	7	4			
				В	-	2															
				_	-	7															
				Т	-	2															
				BR	1	2															
DEC				٨	-	2	[HL]		3							[BR://]	7	4			
				В	-	2															
				_	-	2															
				Т	-	2															
				BR	-	2															
CPL				A	5	3	[HL]	2	4							[BR://]	æ	5			
				В	2	3															
DEG				A	1	ю	[HL]	2	4							[BR://]	ю	S			
				E B	0		[1	,			
						1								ļ							

Instruction list by addressing mode (2/12)

Immediate Register Direct Register Indirect
Operand Byte Cycle Operand Byte Cycle Operand Byte Cycle
1 1
1 .
- (
4 (
v (
7
A,XP 2 2
B,#nn 2 2 B,A 1 1 B,[HL]
B,B 1 1 B,[IX]
B,L 1 1 B,[IY]
1 1
L,#nn 2 2 L,A 1 1 L,[HL]
L,B 1 1 L,[IX]
1 1
L,H 1 1
H,#nn 2 2 H,A 1 1 H,[HL]
1 1
H,L 1 H,[IY]
H,H 1 1
2 2
2 3 SC,A 2 3
ю
2 3
3
[hh//],A 4 5
[hh/l],B 4 5
4

Immediate Register Indirect Register Indirect <th <="" th=""><th>2-011 11</th><th>8-bit I ranster</th><th></th><th></th><th></th><th></th><th>ŀ</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>ľ</th><th></th><th></th><th></th><th></th><th></th></th>	<th>2-011 11</th> <th>8-bit I ranster</th> <th></th> <th></th> <th></th> <th></th> <th>ŀ</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>ľ</th> <th></th> <th></th> <th></th> <th></th> <th></th>	2-011 11	8-bit I ranster					ŀ									ľ					
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Imme	diate		Register	Direct		Register	Indirec	×	Register with Displ	Indireca	ut ct	Register I with Index	Indire Regis	ct ter	8-bit Absolute	olute		16-bit Absolute	osolute	
$ \left[\begin{array}{cccccccccccccccccccccccccccccccccccc$	Mnemoni		Byte	Cycle		Byte (Sycle	Operand	Byte	Cycle		Byte	Cycle		Byte Cycle	Cycle	Operand	Byte Cycle		Operand	Byte Cycle	
$ \left[[W], \#(M) = 1 \\ H, U, H \\ H, U \\ H, U, H \\ H, U \\ H$	Ъ	[HL],#nn	7	б	[HL],A	1		(HL],[HL]		ю	[HL],[IX+dd]	б		[HL],[IX+L]	2	5	[HL],[BR: <i>II</i>]	2	4			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					[HL],B	-		[HL],[IX]	-	ю	[HL],[IY+dd]	ю		[HL],[IY+L]	5	S						
$ \left[[X], \#m \ 2 \ 3 \ [X], M \ 1 \ 2 \ [X], [HL] \ 1 \ 3 \ [X], [X+eld] \ 3 \ 5 \ [X], [X+L] \ 1 \ 3 \ [X], [X+eld] \ 3 \ 5 \ [X], [X+L] \ 1 \ 2 \ [X], [Y+L] \ 1 \ 3 \ [X], [X+eld] \ 3 \ 5 \ [X], [Y+L] \ 1 \ 2 \ [X], [Y+L] \ 1 \ 3 \ [X], [Y+eld] \ 3 \ 5 \ [X], [Y+L] \ 1 \ 2 \ [X], [Y+eld] \ 3 \ 5 \ [X], [Y+L] \ 1 \ 3 \ [X], [Y+eld] \ 3 \ 5 \ [X], [Y+L] \ 1 \ 2 \ [X], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 2 \ [X], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 2 \ [Y], [Y+L] \ 1 \ 2 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+L] \ 1 \ 3 \ [Y], [Y+eld] \ 3 \ 5 \ [Y], [Y+eld] $					[HL],L	-		(HL],[IY]		з												
$ [W], \#m \ 2 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3$					[HL],H	1																
$ [W]_{\mu}(h) = \begin{bmatrix} [X]_{\mu} \\ [X]_{\mu}(h) \\ [W]_{\mu}(h) = \begin{bmatrix} [X]_{\mu} \\ [X]_{\mu}(h) \\ [W]_{\mu}(h) = \begin{bmatrix} [X]_{\mu} \\ [X]_{\mu}(h) \\ [X]_{\mu}(h) \\ [W]_{\mu}(h) = \begin{bmatrix} [X]_{\mu}(h) \\ [X]_{\mu}(h) \\ [W]_{\mu}(h) \\ [W]$		[IX],#nn	7	ε	[IX],A			(IX],{HL]		ю	[IX],[IX+dd]	ю		[IX],[IX+L]	2	5	[IX],[BR: <i>II</i>]	7	4			
$ [W), \#m \ 2 \ 3 \ [W), \#m \ 3 \ 3 \ 5 \ [W), \#m \ 1 \ 2 \ [W), \#m \ 1 \ 2 \ [W), \#m \ 1 \ 3 \ 2 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 3 \ 5 \ [W), \#m \ 1 \ 1 \ 1 \ 3 \ 1 \ 1 \ 1 \ 3 \ 1 \ 1$					[IX],B	-		(IX),[IX]		ю	[IX],[IY+dd]	ю		[IX],[IY+L]	2	5						
$ [W], \# M = [W], H = [1 = 2 \\ [W], \# M = [1 = 2 \\ [W], W = [1 = $					[IX],L	-		lix],[IY]		3												
[W], # m = 2 = 3 = [W], R = 1 = 2 = [W], [W], R = 0] = 3 = 5 = [W], [W], R = 0] = 3 = 5 = [W], [W], R = 0] = 3 = 5 = [W], [W], R = 0] = 3 = 4 = 1 = 2 = [W], [W], R = 0] = 3 = 4 = 1 = 2 = 2 = 4 = 1 = 2 = 2					[IX],H	1																
$ [[Y], I] = 2 \\ [Y], I] = 2 \\$		[IY],#nn	10	e	[IY],A	-		(IV),[HL]		ю	[IY],[IX+dd]	ю	S	[IY],[IX+L]	5		[IY],[BR: <i>II</i>]	12	4			
$ \begin{bmatrix} [Y], I, I \\ [Y], H \\ [Y], H \\ [Y], H \\ [Y], H \\ [Y], Hd], I \\ [X+dd], I \\ [Y+dd], I \\ [Y+L], I \\ $					[IY],B	-		[X],[IX]		з	[IY],[IY+dd]	ю	ŝ	[IY],[IY+L]	5	ŝ						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					[IY],L	1		[Y],[IY]	-	ю												
$ \begin{bmatrix} [X+dd]_A & 3 & 4 \\ [X+dd]_B & 3 & 4 \\ [X+dd]_H & 3 & 4 \\ [Y+dd]_H & 2 & 4 \\ [Y+L]_H & 2 & 2 \\ YP_{H}pp & 3 & 3 \\ ZP_A & 2 & 2 \\ ZP_A & 1 \\ ZP_A & 2 $					llY],H	1																
[Y+dd],L 3 4 [Y+dd],L 3 4 [Y+dd],H 2 4 [Y+d],H 2 4 [Y+L],H 2<					[IX+dd],A	e	4															
[1X+dd],L 3 4 [1X+dd],H 3 4 [1X+dd],H 3 4 [1Y+dd],A 3 4 [1Y+dd],B 3 4 [1Y+dd],L 2 4 [1X+L],L 2 4 [1X+L],L 2 4 [1X+L],H 2 4 [1X					[IX+dd],B	ю	4															
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					[IX+dd],L	б	4															
$ \left[\begin{array}{cccccccccccccccccccccccccccccccccccc$					[IX+dd],H	ю	4															
[1Y+dd],B 3 4 [1Y+dd],L 3 4 [1Y+dd],L 3 4 [1Y+dd],L 3 4 [1Y+dd],L 3 4 [1Y+L],A 2 4 [1X+L],B 2 4 [1X+L],B 2 4 [1X+L],H 2 4 [1Y+L],H 2 4 [2Y,H],H					[IY+dd],A	ε	4															
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					[IY+dd],B	б	4															
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					[IY+dd],L	ŝ	4															
[1X+L],A 2 4 [1X+L],B 2 4 [1X+L],L 2 4 [1X+L],H 2 4 [1Y+L],H 2 4 NB,#bb 3 4 NB,# 2 KP,#pp 3 3 7P,A 2 2 YP,#pp 3 3 7P,A 2 2 2 A 1 2 2 2 2 2 2 YP,#Pp 3 3 7P,A 2 2 2 2 2 A 1 2 4 1 1 1 1					[IY+dd],H	ю	4															
[1X+L],B 2 4 [1X+L],L 2 4 [1X+L],L 2 4 [1X+L],H 2 4 [1Y+L],H 2 4 [NB,#bb 3 4 NB,# 2 NB,#pp 3 3 7P,A 2 2 YP,#pp 3 3 YP,A 2 2 2 YP,#Pp 3 3 YP,A 2 2 2 1 A 1 2 2 2 2 2 1 1 A A,B 1 2 2 2 2 2 2 2 2 2 1					[IX+L],A	7	4															
[IX+L],L 2 4 [IX+L],H 2 4 [IX+L],H 2 4 [IY+L],A 2 4 [IY+L],H 2 4 NB,#bb 3 4 NB,4 2 KP,#pp 3 3 2 2 YP,#pp 3 3 YP,A 2 2 A 1 2 2 2 1 1 A A,B 1 2 2 2 1 1					[IX+L],B	7	4															
IX+LJ,H 2 4 1 IY+LJ,A 2 4 1 IY+LJ,B 2 4 1 IY+LJ,B 2 4 1 IY+LJ,B 2 4 1 NB,#bb 3 4 NB,4 2 4 NB,#bp 3 4 NB,4 2 4 YP,#pp 3 2 4 2 2 3 YP,#pp 3 XP,A 2 2 2 4 1 1 1 1 1 1 A NB,4 2 2 2 2 3 4 3 5 4 1 <td></td> <td></td> <td></td> <td></td> <td>[IX+L],L</td> <td>7</td> <td>4</td> <td></td>					[IX+L],L	7	4															
[IY+L],A 2 4 [IY+L],B 2 4 [IY+L],L 2 4 [IY+L],L 2 4 NB,#bb 3 4 2 NB,#pp 3 4 2 4 NB,#pp 3 7 8 3 YP,#pp 3 7 8 7 A 1 2 2 3 A,B 1 2 2 2 A,B 3 3 7,B 1 1					[IX+L],H	7	4															
[IY+L],B 2 4 [IY+L],L 2 4 [IY+L],L 2 4 NB,#bb 3 4 NB,A 3 4 NB,A 2 4 NB,#pp 3 3 2 2 3 XP,#pp 3 3 2 2 2 XP,#pp 3 3 XP,A 2 2 A 1 2 2 2 3 A,B 1 2 2 2 3 A,B 1 2 2 2 3					[IY+L],A	7	4															
I[Y+L],L 2 4 NB,#bb 3 4 NB,A NB,#pb 3 4 NB,A SEP,#pp 3 4 NB,A XP,#pp 3 3 2 2 YP,#pp 3 3 YP,A 2 2 A 1 2 2 2 2 YP,#pp 3 3 YP,A 2 2 A 1 2 2 2 2 A A,B 1 2 2 2					[IY+L],B	7	4															
NB,#bb 3 4 NB,4 2 4 2 4 NB,#bb 3 4 NB,A 2 3 3 4 NB,A 2 3 3 5 5 3 1					[IY+L],L	2	4															
NB,#bb 3 4 NB,A 2 3 4 NB,A 2 3 4 NB,A 2 3 4 NB,A 2 3 5 5 2					[IY+L],H	2	4															
EP,#pp 3 3 EP,A 2 2 XP,#pp 3 3 XP,A 2 2 XP,#pp 3 3 XP,A 2 2 YP,#pp 3 3 YP,A 2 2 T A 1 2 2 1 A A 1 2 A,HU 1		NB,#bb	ю	4	NB,A	2	з															
XP,#pp 3 3 XP,A 2 2 YP,#pp 3 3 YP,A 2 2 YP,#pp 3 3 YP,A 2 2 Image: Second Seco		EP,#pp	ю	ю	EP,A	2	7															
YP,#pp 3 3 YP,A 2 2 A A,B 1 2 A,HL 1 A A,B 1 2 A,HL 1		XP,#pp	б	ю	XP,A	7	0															
A,B 1 2 A,IHL] 1 A I 2 IHL] 1		YP,#pp	3	3	YP,A	2	2															
A 1 2 [HL] 1	EX				A,B	1		A,[HL]	1	3												
	SWAP				A	1		(HL)	1	3												

Instruction list by addressing mode (4/12)

Rotate/Shift	nift															
	Immediate	diate	Register Direct	Direct		Register Indirect	ndirec	5	Register Indirect with Displacement	Indirect lacement	Register Indirect with Index Register	Indirect Register	8-bit Al	8-bit Absolute	16-bit	16-bit Absolute
Mnemonic	Operand	Operand Byte Cycle	Operand Byte Cycle	Byte Cy	/cle	Operand Byte Cycle	Byte	Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand Byte Cycle Operand Byte Cycle Operand Byte Cycle	Byte C		Operand Byte Cycle
RL			A	2 3	3 [H	[HL]	2	4					[BR: <i>II</i>]	3	5	
			В	6	ю											
RLC			A	5	33 1	[HL]	7	4					[BR: <i>II</i>]	ŝ	5	
			В	2	3											
RR			A	2 3	3 [F	[HL]	2	4					[BR://]	3	5	
			В	2	3											
RRC			A	5	33 1	[HL]	7	4					[BR: <i>II</i>]	ε	5	
			В	6	3											
SLA			A	2 3	3 [ŀ	[HL]	2	4					[BR: <i>II</i>]	3	5	
			В	2	3											
SLL			A	2	3 [F	[HL]	2	4					[BR: <i>II</i>]	3	5	
			В	6	3											
SRA			A	2	3 [F	[HL]	2	4					[BR: <i>II</i>]	3	5	
			В	61	ю											
SRL			A	2 3	3 [F	[HL]	2	4					[BR: <i>II</i>]	3	5	
			В	2	3											

Instruction list by addressing mode (5/12)

Mnemonic Operand Byte Cycle ADD BA,#mmnn 3 3 B HL,#mmnn 3 3 B B IL,#mmnn 3 3 3 B IL,#mmnn 3 3 3 H IL,#mmnn 3 3 3 H IL,#mmnn 3 3 3 1X IV,#mmnn 3 3 3 1X SP,#mmnn 3 3 3 1X ADC BA,#mmnn 3 3 3 1X	Immediate	liate Byte Cycle 3 3 3 3 3 3 3 3 4 4	ئىتىلەنمە تە ت	er	Direct Byte Cycle		ndirect	Register Indirect with Displacement	Register Indirect	8-bit Absolute	16-hit Ahsolute	0
		Te Cyc 3 <td></td> <td></td> <td>e Cycle</td> <td></td> <td></td> <td>·····</td> <td>WILL HIDE A LEGISLE</td> <td></td> <td></td> <td></td>			e Cycle			·····	WILL HIDE A LEGISLE			
						Operand	Byte Cycle	Operand Byte Cycle	e Operand Byte Cycle	Operand Byte Cycle	Operand Byte Cycle	Cycle
				2	4							
				7	4							
				0	4							
				5	4							
			HL,HL HL,IX	2	4							
			HL,IX	7	4							
				2	4							
			HL,IY	2	4							
				2	4							
			IX,HL	2	4							
			IY,BA	2	4							
				2	4							
				2	4							
			SP,HL	2	4							
		4 4		2	4							
			BA,HL	2	4							
			BA,IX	7	4							
			BA,IY	2	4							
HL,#mmnn		4		2	4							
			нг,нг	2	4							
			HL,IX	2	4							
			HL,IY	2	4							
SUB BA,#mmn		3		7	4							
			BA,HL	7	4							
			BA,IX	7	4							
			BA,IY	5	4							
HL,#mmnn		с С		7	4							
			HL,HL	7	4							
			HL,IX	2	4							
			HL,IY	2	4							
IX,#mmnn		3		2	4							
			IX,HL	2	4							
IY,#mmnn		33		7	4							
	+	+	I≺,HL	7	4							
SP,#mmn		4	SP,BA	7	4							
			SP,HL	2	4							

Instruction list by addressing mode (6/12)

16-bit Ar	16-bit Arithmetic Operatio	Ope	srati	ion													
	Immediate	diate		Register Direct	- Direc	х т	Register Indirect	Indirect	Register Indirect with Displacement	Indirect lacement	Register Indirect with Index Registe	Register Indirect with Index Register	8-bit A	8-bit Absolute	16-bit Absolute	bsolute	e
Mnemonic	Operand Byte Cycle	Byte	Cycle	Operand	Byte	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Cycle
SBC	BA,#mmnn	4	4	BA,BA	2	4											
				BA,HL	7	4											
				BA,IX	7	4											
				BA,IY	6	4											
	HL,#mmnn	4	4	HL,BA	7	4											
				HL,HL	7	4											
				HL,IX	7	4											
				HL,IY	0	4											
СР	BA,#mmnn	3	3	BA,BA	2	4											
				BA,HL	7	4											
				BA,IX	0	4											
				BA,IY	2	4											
	HL,#mmnn	3	3	HL,BA	7	4											
				НС, НС	7	4											
				HL,IX	6	4											
				HL,IY	2	4											
	IX,#mmnn	3	3														
	IY,#mmnn		3														
	SP,#mmnn	4	4	SP,BA	2	4											
				SP,HL	2	4											
INC				BA	-	2											
				Н	-	7											
				×	-	7											
				≻	-	2											
				SP	1	2											
DEC				BA	-	7											
				ΗΓ	-	7											
				X	-	2											
				≿	-	7											
				SP		2											

Instruction list by addressing mode (7/12)

	cle	5						s v		uci				y u s	ddr	000	ιng	, 110	sue S	(0)	12,	,		9								
lute	Byte Cycle	3 2						<i>к</i> ,						3					3					4								
Absc																																
16-bit Absolute	Operand	BA,[hh <i>ll</i>]						HL,[hh//]						IX,[hh <i>ll</i>]					IY,[hh <i>il</i>]					SP,[hh//]								
		В						I						<u> </u>					2					S								
solute	Byte C																															
8-bit Absolute	Operand Byte Cycle																															
ter	Cycle																															
Indirec Regist	Byte Cycle																															
Register Indirect with Index Register	Operand																															
t t	Cycle	9						9						9					9													-
ndirec	Byte (3						e						3					3													
Register Indirect with Displacement	Operand Byte Cycle	BA,[SP+dd]						HL,[SP+dd]						[X,[SP+dd]					IY,[SP+dd]													
	Sycle		S	S					S	S				_	S	S				S	S											-
ndirect	Byte Cycle	2	0	0				5	7	7				2	0	7			2	0	0											
Register Indirect	Operand	BA,[HL]	BA,[IX]	BA,[IY]				HL,[HL]	HL,[IX]	HL,[IY]				IX,[HL]	IX,[IX]	IX,[IY]			I,Υ,[HL]	lY,[IX]	IY,[IY]											
	Cycle					7	0		2		2	2	7	2		0	6	0		0		0	2	7	7	0	2	S	S	5	S	
Direct	Byte Cycle	2	7	7	6	7	7	7	2	7	7	2	7	2	7	7	7	7	2	7	7	2	2	0	7	2	2	ю	ю	ю	з	
Register Direct	Operand	BA,BA	BA,HL	BA,IX	BA,IY	BA,SP	BA,PC	HL,BA	НГ,НГ	HL,IX	HL,IY	HL,SP	HL,PC	IX,BA	IX,HL	IX,IX	IX,IY	IX,SP	IY,BA	IY,HL	IY,IX	IY,IY	IY,SP	SP,BA	SP,HL	SP,IX	SP,IY	[hh <i>ii</i>],BA	[hh <i>li</i>],HL	[hh <i>ll</i>],IX	[hh <i>ll</i>],IY	
	Cycle	3						ю						3					3					4								
liate	Byte Cycle	3						ю						3					3					4								
Immediate	Operand	BA,#mmnn						HL,#mmnn						IX,#mmnn					IY,#mmnn					SP,#mmnn								
	Mnemonic	9																														-

Instruction list by addressing mode (8/12)

16-bit Transfer	ansfer														
	Immediate	diate	Register Direct	Direct		Register Indirect	Indirect	Register Indirect with Displacement	lirect ement	Register Indirect with Index Register	ndirect Register	8-bit A	8-bit Absolute	16-bit Absolute	bsolute
Mnemonic	Operand	Byte Cycle	Operand	Byte Cycle	Cycle	Operand	Operand Byte Cycle	Operand Byte Cycle	yte Cycle	Operand	Operand Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle
ΓD			[HL],BA	2	5										
			[HL],HL	7	5	_									
			[HL],IX	7	5	_									
			[HL],IY	2	5										
			[IX],BA	2	5										
			[IX],HL	7	S	_									
			[IX],IX	7	5	_									
			[IX],IY	2	5										
			[IY],BA	2	5										
			[IV],HL	6	5	_									
			[IY],IX	0	5	_									
			[IY],IY	2	5										
			[SP+dd],BA	ю	9	_									
			[SP+dd],HL	ю	9	_									
			[SP+dd],IX	ю	9	_									
			[SP+dd],IY	3	6										
EX			BA,HL	-	ю	_									
			BA,IX	-	б	_									
			BA,IY	-	б	_									
			BA,SP	-	3										

Instruction list by addressing mode (9/12)

Branch			ł			ľ			Ī			-					[
	8-bit Indirect	direct		16-bit Indirect	ndirect		Sined 8-bit PC Relative	s-bit ative		Sined 16-bit PC Relative	5-bit tive	Reg	Register Direct	irect	Others	SIS	
Mnemonic	Operand	Byte Cycle	ycle	Operand	Byte Cycle	ycle	Operand	Byte	Cycle	Operand]	Byte Cycle	le Operand		Byte Cycle	Operand	Byte Cycle	Cycle
JRS						-	rr	7	7								
						<u> </u>	C,T	0	0								
						_	NC,rr	0	0								
							Z,rr	0	7								
						_	VZ,rr	0	6								
						_	LT,rr	ю	ю								
						_	Ъ,Т	З	ю								
						<u> </u>	GT,rr	ю	ю								
						<u> </u>	3E,rr	б	б								
						-	/,rr	ю	ю								
						_	VV,rr	б	б								
						_	o,rr	ю	ю								
						_	M,rr	З	ю								
						_	=0,rr	ю	ю								
						_	=1,rr	с	б								
						_	⁼ 2,rr	ю	ю								
						_	=3,rr	ю	ю								
						_	NF0,rr	б	б								
						_	NF1,rr	ю	б								
						_	NF2,rr	б	б								
						_	NF3,rr	б	ε								
JRL										qqrr							
										C,qqrr							
										NC,qqrr							
										Z,qqrr	3						
										NZ,qqrr	_						
٩ſ	[kk]	2	4									ΗL		1 2			
DJR						_	NZ,rr	2	4								

Instruction list by addressing mode (10/12)

Operand Operand Specimal Copie		8-bi	8-bit Indirect	rect	_	16-t	16-bit Indirect	rect		Sined 8-bit PC Relative	-bit P	C Rela	ttive	Sined	Sined 16-bit PC Relative	PC R	elative		•	Others	~	
Operand Byte Min. Mis. Operand Byte Min. Mis. Sip. Operand Interpreted Byte Min. Mis. Sip. Operand Byte Min. Mis. Sip. Operand Interpreted				<u>ن</u>	ycle			Cyc	le				ycle				Cycle					Cycle
Image: Constraint of the constr	Mnemonic	Operand	Byt	e Min.	Max.	Operand	Byte	Min. N	Max.		Byte	Min.			Byt	e Min.	Max.	Skip	Operand	Byt	e Min	Byte Min. Max.
Crr 2 4 5 2 NC,rr 2 4 5 2 NC,rr 3 5 6 3 N,rr 5 6 3 5 N 1 1 1 1	CARS								_	_	7	4	S	1								
NC,rr 2 4 5 2 Z,rr Z 4 5 2 Z,rr Z 4 5 2 L,rr 3 5 6 3 L,rr 3 5 6 3 L,rr 3 5 6 3 V,r 3 5 6 3 N,r 1 3 5 6 3 N 1									_	C,rr	7	4	S	2								
Zirr 2 4 5 2 NZirr 2 4 5 2 NZirr 2 4 5 2 NZirr 2 4 5 6 NZirr 3 5 6 3 Virr 3 5 6 3 Virr 3 5 6 3 Virr 3 5 6 3 Nurr 5 6 3 5									_	NC,rr	0	4	5	2								
NZirr 2 4 5 2 LTirr 3 5 6 3 LTirr 3 5 6 3 LTirr 3 5 6 3 CE 3 5 6 3 Virr 3 5 6 3 NVirr 3 5 6 3 N N N N 1										Z, rr	7	4	5	2								
Image: Contract of the contract									_	JZ,rr	7	4	5	2								
Image: Control of the control of th									_	T,rr	б	S	9	3								
GTure 3 5 6 3 Vertication Method 3 5 6 3 Vertication Method 3 5 6 3 Vertication 3 5 6 3 4 Vertication 3 5 6 3 5 6 3 Vertication 3 5 6 3 5 6 3 5 6 3 Vertication 3 5 6 3 5 6 3 5 6 3 Vertication 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6 3 5 6									_	-E,rr	б	5	9	ю								
GE/T 3 5 6 3 V/VI 3 5 6 3 V/VI 3 5 6 3 N/VI 3										GT,rr	ю	S	9	3								
Virt 3 5 6 3 Nvirt 3 7 3										ЭЕ,rr	ю	S	9	3								
NV/rr 3 6 3 P,rr 3 5 6 3 M,rr 3 5 6 3 M,rr 3 5 6 3 M,r 3 5 6 3 F1,r 3 5 6 3 F1,r 3 5 6 3 NF0,r 3 5 6 3 NF1,r 3 5 6 3 NF1,r 3 5 6 3 NF1,r 3 5 6 3 NF2,r 3 5 6 3 NF2,r 3 5 6 3 NF2,r 3 5 6 3 NF3,r 3 5									-	/,rr	ю	S	9	3								
Pirr 3 5 6 3 Mir 3 5 6 3 Fo,rr 3 5 6 3 Fo,rr 3 5 6 3 Fo,rr 3 5 6 3 NF0,rr 3 5 6 3 NF0,rr 3 5 6 3 NF0,rr 3 5 6 3 NF1,rr 3 5 6 3 NF2,rr 3 5 6 3 N 1 1 3 5									_	٩V,rr	ю	5	9	3								
Mirr 3 5 6 3 Hold Fold 5 6 3 Fold Fold 3 5 6 3 Fold 3 5 6 3 1 Fold 3 5 6 3 1 Fold 3 5 6 3 1 Fold 3 5 6 3 1 1 Fold 3 5 6 3 1 1 1 1 Fold 1 1 3 5 6 3 1									_	o,rr	ю	S	9	3								
Fort 3 5 6 3 NF0,rr 3 5 6 3 NF1,rr 3 5 6 3 NF1,rr 3 5 6 3 NF1,rr 3 5 6 3 NF2,rr 3 5 6 3 NF1,rr 3 5 6									_	A,rr	ю	S	9	3								
F1,rr 3 5 6 3 F2,rr 3 5 6 3 F2,rr 3 5 6 3 F2,rr 3 5 6 3 F3,rr 3 5 6 3 NF0,rr 3 5 6 3 NF1,rr 3 5 6 3 NF2,rr 3 5 6 3 N N N N N N N 1 1 1 1 1 N 1 1 1 1 1 N 1 <th></th> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>-0,rr</td> <td>ю</td> <td>S</td> <td>9</td> <td>3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									_	-0,rr	ю	S	9	3								
F2,rr 3 5 6 3 F2,rr 3 5 6 3 F3,rr 3 5 6 3 F3,rr 3 5 6 3 NF0,rr 3 5 6 3 NF1,rr 3 5 6 3 NF2,rr 3 5 6 3 NF2,rr 3 5 6 3 NF3,rr 3 5 6 3 N 1 1 3 5 6 3 N 1 1 3 5 6 3 N 1 1 1 3 5 6 3 N 1 1 1									_	⁻ 1,rr	ю	Ś	9	Э								
Image: Section of the section of th									_	⁻ 2,rr	б	S	9	ω.								
NF0,rr 3 0 <th></th> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>⁻3,rr</td> <td>б</td> <td>S</td> <td>9</td> <td>ŝ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									_	⁻ 3,rr	б	S	9	ŝ								
NF1,rt 3 5 6 3 NF1,rt 3 5 6 3 NF2,rt 3 5 6 3 NF3,rt 3 5 6 3 N 3 3 5<									_	VF0,rr	ю	Ś	9	Э								
ME2,IT 3 5 6 3 ME3,IT 3 5 <									_	VF1,rr	ю	Ś	9	Э								
Image: Method of the second									_	JF2,rr	б	S	9	ω								
Mail									_	NF3,rr	ю	5	9	3								
Image: Control of the control of th	CARL													ddrr	Э	ŝ	9	I				
MC, ddr 3 5 6 3 MC, ddr 3														C,qqrr	с	Ś	9	б				
Image: Control of Contro														NC,qqrr	ю	S	9	ю				
Image: Normal state sta														Z,qqrr	б	Ś	9	б				
Image: 1 minipage with the state wi														NZ,qqrr	З	Ś	9	ю				
Image: Constraint of the sector of the se	CALL					[//HH]	ю	7	~													
[[ki] 2 7	RET																			7	ŝ	4
[kk] 2 7	RETE																			1	4	5
[Kk] 2 7	RETS																			1	5	9
	INT	[kk]	5	7	8																	

Instruction list by addressing mode (11/12)

Instruction list by addressing mode (12/12)

Multiplication and Division	ition and	Divis	sion
	Implide	ide	
Mnemonic	Operand Byte Cycle	Byte Cy	/cle
MLT		2 1	12
DIV		2	3

Auxiliary Operation	Implide	onic Operand Byte Cycle	K 1	X	2
uxilia		Mnemonic	PACK	UPCK	SEP

System Control	Control		
Mnemonic	Operand	Byte	Byte Cycle
AON		1	2
HALT		2	3
SLP		2	3

Register Direct pperand Byte Cycle Operation 2 3 ALL 1 2 3 1 3 ALE 1 3 ALE 2 3 ALL 3 1 3 4 1 3 4 1 4	Stack Control	ntrol					
Operand Byte Cycle A 2 3 A B 2 3 A H 2 3 A B 2 3 A H 2 3 A B 1 2 3 B 1 2 3 B 1 3 3 H 1 3 3 H 1 3 3 B 1 3 3 H 2 3 3 B 2 3 3 B 2 3 3 H 2 3 3 B 1 4 1 3 IP 1 3 3 4 H 1 4 4 4		Register	Direct		Implide	ide	
A 2 H 2 H 2 B 1 B 2 B 1 B 2 B 1	Mnemonic	Operand	Byte	Cycle	Operand	Byte	Byte Cycle
X H	РОР	A	2	3	ALL	2	11
X H C X H B P		В	7	ю			
X H Z X H Z Z H Z			7	3			
BR IP IP <td< th=""><th></th><th>Т</th><th>2</th><th>з</th><th></th><th></th><th></th></td<>		Т	2	з			
X H H X H H Z		BR	-	2	ALE	2	14
There There <td< th=""><th></th><th>sc</th><th>1</th><th>2</th><th></th><th></th><th></th></td<>		sc	1	2			
□ H L B A X H B ×		ЕР	1	7			
BA I I 3 HL A I 3 3 A I I 1 3 3 BA I I 1 1 3 BA I I I 1 3 IP IP I I 1 3 IP IP I I 1 1 3 IP IP I I 1 1 3		Ч	1	3			
X H X H X H X H X H X H Y H <tr td=""></tr>		BA	1	3			
ス		ΗΓ	1	3			
X H H N N N X H H N N N N X H H N N N N		×	1	3			
A B H H B R H C S C C C C C C C C S C C C C C C C C		۲	1	3			
2 0 0 1 1 1 1 w w w w 4 4 4	HSU	A	2	3	ALL	2	12
2 0 1 1 1 1 w w w 4 4 4		В	7	3			
2			7	3			
		Т	7	3			
		BR	1	3	ALE	2	15
		sc	1	ю			
		ЕР	1	3			
		Ъ	1	4			
		BA	1	4			
1		ΗΓ	1	4			
1		×	1	4			
IY 1 4		≻	1	4			

APPENDIX C Instruction Index

ADC: 8-bit Addition with Carry

ADC	A, A 60
ADC	A, B 60
ADC	A, #nn 60
ADC	A, [BR: <i>ll</i>]60
ADC	A, [hh/l] 61
ADC	A, [HL] 61
ADC	A, [IX] 62
ADC	A, [IX+dd] 62
ADC	A, [IX+L]
ADC	A, [IY] 62
ADC	A, [IY+dd] 62
ADC	A, [IY+L]
ADC	[HL], A 63
ADC	[HL], #nn 64
ADC	[HL], [IX] 64
ADC	[HL], [IY] 64

ADC: 16-bit Addition with Carry

ADC	BA, BA	65
ADC	BA, HL	65
ADC	BA, IX	65
ADC	BA, IY	65
ADC	BA, #mmnn	65
ADC	HL, BA	66
ADC	HL, HL	66
ADC	HL, IX	66
ADC	HL, IY	66
ADC	HL, #mmnn	66

ADD: 8-bit Addition

ADD	A, A	67
ADD	A, B	67
ADD	A, #nn	67
ADD	A, [BR: <i>ll</i>]	67
ADD	A, [hh <i>ll</i>]	68
ADD	A, [HL]	68
ADD	A, [IX]	68
ADD	A, [IX+dd]	69
ADD	A, [IX+L]	69
ADD	A, [IY]	68
ADD	A, [IY+dd]	69
ADD	A, [IY+L]	69
ADD	[HL], A	
ADD	[HL], #nn	
ADD	[HL], [IX]	71
ADD	[HL], [IY]	71

ADD: 16-bit Addition

ADD	BA, BA
ADD	BA, HL
ADD	BA, IX
ADD	BA, IY
ADD	BA, #mmnn72
ADD	HL, BA
ADD	HL, HL
ADD	HL, IX
ADD	HL, IY
ADD	HL, #mmnn72
ADD	IX, BA73
ADD	IX, HL
ADD	IX, #mmnn73
ADD	IY, BA73
ADD	IY, HL73
ADD	IY, #mmnn74
ADD	SP, BA74
ADD	SP, HL74
ADD	SP, #mmnn74

AND: Logical Product

AND	A, A75	
AND	A, B	
AND	A, #nn75	
AND	A, [BR: <i>ll</i>]75	
AND	A, [hh <i>ll</i>]76	
AND	A, [HL] 76	
AND	A, [IX]76	
AND	A, [IX+dd]77	
AND	A, [IX+L]77	
AND	A, [IY]76	
AND	A, [IY+dd]77	
AND	A, [IY+L]77	
AND	B, #nn	
AND	H, #nn	
AND	L, #nn	
AND	SC, #nn 79	
AND	[BR: <i>ll</i>], #nn79	
AND	[HL], A	
AND	[HL], #nn 80	
AND	[HL], [IX] 80	
AND	[HL], [IY] 80	

BIT: Bit Test

BIT	A, B	81
BIT	A, #nn	81

BIT: Bit Test

BIT	B, #nn	51
BIT	[BR: <i>ll</i>], #nn	52
BIT	[HL], #nn 8	32

CALL: Indirect Call

CALL	[hh <i>ll</i>] 83
------	--------------------

CARL: Relative Call (long)

CARL	C, qqrr
CARL	NC, qqrr
CARL	NZ, qqrr 85
CARL	qqrr
CARL	Z, qqrr 85

CARS: Relative Call (short)

CARS CARS	C, rr
CARS	F1, rr
CARS	F2, rr
CARS	F3, rr
CARS	GE, rr
CARS	GT, rr
CARS	LE, rr
CARS	LT, rr
CARS	M, rr
CARS	NC, rr
CARS	NF0, rr
CARS	NF1, rr
CARS	NF2, rr
CARS	NF3, rr
CARS	NV, rr
CARS	NZ, rr
CARS	P, rr
CARS	rr
CARS	V, rr
CARS	Z, rr

CP: 8-bit Comparison

CP CP CP CP CP CP CP CP CP CP CP	A, A A, B A, #nn A, [BR: <i>ll</i>] A, [hh <i>l</i>] A, [HL] A, [IX] A, [IX+dd] A, [IX+L] A, [IY]	90 90 90 90 91 91 92 92 92 92 93
<u>.</u>		
СР	A, [IY] A, [IY+dd]	
CP	A, [IY+L]	

CP: 8-bit Comparison

CP	B, #nn	93
CP	BR, #hh	94
CP	H, #nn	94
CP	L, #nn	94
CP	[BR: <i>ll</i>], #nn	95
СР	[HL], A	95
CP	[HL], #nn	96
CP	[HL], [IX]	96
CP	[HL], [IY]	96

CP: 16-bit Comparison

CP	BA, BA	
CP	BA, HL	
CP	BA, IX	
CP	BA, IY	
CP	BA, #mmnn	
CP	HL, BA	
CP	HL, HL	
CP	HL, IX	
CP	HL, IY	
CP	HL, #mmnn	
CP	IX, #mmnn	99
CP	IY, #mmnn	
CP	SP, BA	100
CP	SP, HL	100
CP	SP, #mmnn	100

CPL: Complement of 1

CPL	A 101
CPL	В 101
CPL	[BR: <i>ll</i>]101
CPL	[HL] 101

DEC: 8-bit Decrement (-1)

DEC	Α	
DEC	В	
DEC	BR	
DEC	Н	
DEC	L	
DEC	[BR: <i>ll</i>]	
DEC	[HL]	103

DEC: 16-bit Decrement (-1)

DEC	BA 103
DEC	HL
DEC	IX 103
DEC	IY 103
DEC	SP

DIV: Division

)4

<i>DJR: Relat</i> DJR	tive Jump with B Register Decremen NZ, rr
	Data Exchange
EX	A, B
EX	A, [HL] 105
EX: 16-bit	Data Exchange
EX	BA, HL 105
EX	BA, IX 105
EX	BA, IY 105
EX	BA, SP 105
HALT: HA	LT mode
HALT	
NC: 8-bit	Increment (+1)
INC	A 106
INC	В 106
INC	BR106
INC	Н106
INC	L
INC	[BR: <i>ll</i>]
INC	[HL] 107
NC: 16-bi	t Increment (+1)
INC	BA 107
INC	HL
INC	IX 107
INC	IY
INC	SP
NT: Softw	are Interrupt
INT	[kk]
P: Indirec	et Jump
JP	нг
JP	[kk] 109
IRL: Relat	ive Jump (long)
JRL	C, qqrr
JRL	NC, qqrr 111
JRL	NZ, qqrr 111
JRL	qqrr 110
JRL	Z, qqrr
KS: Relat	ive Jump (short)

JRS	С, гг 113
JRS	F0, rr 113
JRS	F1, rr 113
JRS	F2, гг 113
JRS	F3, rr 113

JRS: Relative Jump (short)

JRS	GE, rr	
JRS	GT, rr	
JRS	LE, rr	
JRS	LT, rr	
JRS	M, rr	
JRS	NC, rr	
JRS	NF0, rr	
JRS	NF1, rr	
JRS	NF2, rr	
JRS	NF3, rr	
JRS	NV, rr	
JRS	NZ, rr	
JRS	P, rr	
JRS		
JRS	V, rr	
JRS		

LD: 8-bit Load

LD	A, A 115
LD	A, B 115
LD	A, BR 115
LD	A, EP 116
LD	А, Н 115
LD	A, L 115
LD	A, NB 116
LD	A, SC 115
LD	A, XP 116
LD	A, YP 116
LD	A, #nn 122
LD	A, [BR: <i>ll</i>]125
LD	A, [hh <i>ll</i>] 127
LD	A, [HL] 127
LD	A, [IX] 129
LD	A, [IX+dd] 132
LD	A, [IX+L]
LD	A, [IY] 130
LD	A, [IY+dd] 133
LD	A, [IY+L]136
LD	B, A 115
LD	B, B 115
LD	В, Н 115
LD	B, L 115
LD	B, #nn 122
LD	B, [BR: <i>ll</i>] 125
LD	B, [hh <i>ll</i>]127
LD	B, [HL] 127
LD	B, [IX] 129
LD	B, [IX+dd] 132
LD	B, [IX+L]
LD	B, [IY] 130

LD: 8-bit Load

LD	B, [IY+dd] 133
LD	B, [IY+L] 136
LD	BR, A 116
LD	BR, #hh122
LD	EP, A 117
LD	EP, #pp 123
LD	Н, А 115
LD	Н, В 115
LD	Н, Н 115
LD	H, L
LD	H, #nn 122
LD	H, [BR: <i>ll</i>]
LD	H, [hh <i>ll</i>] 127
LD	H, [HL] 127
LD	H, [IX] 129
LD	H, [IX+dd]
LD LD	
LD LD	H, [IX+L]
	H, [IY] 130
LD	H, [IY+dd]
LD	H, [IY+L]
LD	L, A
LD	L, B
LD	L, H
LD	L, L
LD	L, #nn
LD	L, [BR: <i>ll</i>]
LD	L, [hh <i>ll</i>]
LD	L, [HL]
LD	L, [IX]
LD	L, [IX+dd]
LD	L, [IX+L]
LD	L, [IY]130
LD	L, [IY+dd] 133
LD	L, [IY+L] 136
LD	NB, A 117
LD	NB, #bb 123
LD	SC, A 116
LD	SC, #nn 122
LD	XP, A 117
LD	XP, #pp123
LD	YP, A 117
LD	YP, #pp124
LD	[BR: <i>ll</i>], A 117
LD	[BR: <i>ll</i>], B 117
LD	[BR: <i>ll</i>], H117
LD	[BR: <i>ll</i>], L
LD	[BR: <i>ll</i>], #nn
LD	[BR: <i>ll</i>], [HL]
LD	[BR: <i>ll</i>], [IX]129
LD	[BR: <i>ll</i>], [IY]

LD: 8-bit Load

LD	[hh <i>ll</i>], A
LD	[hh <i>ll</i>], B
LD	[hh <i>ll</i>], H 118
LD	[hh <i>ll</i>], L
LD	[HL], A 118
LD	[HL], B
LD	[HL], H 118
LD	[HL], L 118
LD	[HL], #nn 124
LD	[HL], [BR: <i>ll</i>]126
LD	[HL], [HL] 128
LD	[HL], [IX] 129
LD	[HL], [IX+dd]132
LD	[HL], [IX+L]
LD	[HL], [IY] 131
LD	[HL], [IY+dd] 134
LD	[HL], [IY+L]
LD	[III], [III+D]
LD LD	
	[IX], B
LD	[IX], H 119
LD	[IX], L
LD	[IX], #nn
LD	[IX], [BR: <i>ll</i>]126
LD	[IX], [HL] 128
LD	[IX], [IX] 130
LD	[IX], [IX+dd] 133
LD	[IX], [IX+L]136
LD	[IX], [IY] 131
LD	[IX], [IY+dd] 134
LD	[IX], [IY+L]137
LD	[IX+dd], A 120
LD	[IX+dd], B 120
LD	[IX+dd], H 120
LD	[IX+dd], L 120
LD	[IX+L], A 121
LD	[IX+L], B
LD	[IX+L], H 121
LD	[IX+L], L 121
LD	[IY], A 119
LD	[IY], B
LD	[IY], H 119
LD	[IY], L
LD	[IY], #nn 125
LD	[IY], [BR: <i>ll</i>]126
LD	[IY], [HL]
LD	[IY], [IX]
LD	[IY], [IX+dd] 133
LD LD	[IY], [IX+L]
LD LD	[IY], [IX+L]
LD LD	[IT], [IT]
LD	[11], [11+uu]134

LD: 8-bit Load

LD	[IY], [IY+L]
LD	[IY+dd], A 120
LD	[IY+dd], B 120
LD	[IY+dd], H 120
LD	[IY+dd], L 120
LD	[IY+L], A 121
LD	[IY+L], B 121
LD	[IY+L], H 121
LD	[IY+L], L 121

LD: 16-bit Load

LD	BA, BA 138
LD	BA, HL 138
LD	BA, IX 138
LD	BA, IY 138
LD	BA, PC 138
LD	BA, SP 138
LD	BA, #mmnn 143
LD	BA, [hhll]144
LD	BA, [HL] 145
LD	BA, [IX]140
LD	BA, [IY]140
LD	BA, [SP+dd] 14'
LD	HL, BA 138
LD	HL, HL 138
LD	HL, IX
LD	HL, IY 138
LD	HL, PC 139
LD	HL, SP 139
LD	HL, #mmnn 143
LD	HL, [hh <i>ll</i>]144
LD	HL, [HL]145
LD	HL, [IX]140
LD	HL, [IY]140
LD	HL, [SP+dd] 14'
LD	IX, BA 138
LD	IX, HL 138
LD	IX, IX
LD	IX, IY
LD	IX, SP 139
LD	IX, #mmnn 143
LD	IX, [hhll]144
LD	IX, [HL]145
LD	IX, [IX]
LD	IX, [IY] 140
LD	IX, [SP+dd]14'
LD	IY, BA 138
LD	IY, HL 138
LD	IY, IX
LD	IY, IY

LD: 16-bit Load

LD	IY, SP 139
LD	IY, #mmnn 143
LD	IY, [hh <i>ll</i>]144
LD	IY, [HL]
LD	IY, [IX] 146
LD	IY, [IY] 146
LD	IY, [SP+dd] 147
LD	SP, BA
LD	SP, HL
LD	SP, IX
LD	SP, IY
LD	SP, #mmnn 144
LD	SP, [hh <i>ll</i>]145
LD	[hhll], BA 140
LD	[hhll], HL 140
LD	[hh <i>ll</i>], IX 140
LD	[hh <i>ll</i>], IY140
LD	[hhll], SP141
LD	[HL], BA 141
LD	[HL], HL 141
LD	[HL], IX 141
LD	[HL], IY 141
LD	[IX], BA142
LD	[IX], HL 142
LD	[IX], IX 142
LD	[IX], IY 142
LD	[IY], BA142
LD	[IY], HL 142
LD	[IY], IX 142
LD	[IY], IY 142
LD	[SP+dd], BA 143
LD	[SP+dd], HL 143
LD	[SP+dd], IX143
LD	[SP+dd], IY 143
LT• Multi	nlication

MLT: Multiplication

MLT	7
-----	---

NEG: Negate (complement of 2)

NEG	Α	148
NEG	В	148
NEG	[BR: <i>ll</i>]	148
NEG	[HL]	148

NOP: No Operation

OR: Logical Sum

OR	A, A
OR	A, B 149

OR: Logical Sum

OR	A, #nn 149
OR	A, [BR: <i>ll</i>]150
OR	A, [hh <i>ll</i>]150
OR	A, [HL] 150
OR	A, [IX]
OR	A, [IX+dd] 151
OR	A, [IX+L]
OR	A, [IY] 151
OR	A, [IY+dd] 151
OR	A, [IY+L]
OR	B, #nn
OR	H, #nn
OR	L, #nn
OR	SC, #nn
OR	[BR: <i>ll</i>], #nn153
OR	[HL], A 154
OR	[HL], #nn 154
OR	[HL], [IX] 154
OR	[HL], [IY] 154

PACK: Pack

PACK	 155

POP: Pop

POP	Α	. 155
POP	ALE	. 157
POP	ALL	. 157
POP	В	. 155
POP	BA	. 155
POP	BR	. 156
POP	EP	. 156
POP	Н	. 155
POP	HL	. 155
POP	IP	. 156
POP	IX	. 155
POP	IY	. 155
POP	L	
POP	SC	. 156

PUSH: Push

PUSH PUSH PUSH PUSH PUSH PUSH PUSH	A
1 0 0 1 1	
1 0 0 1 1	211 11111111111111111111111111111111111
PUSH	BR159
PUSH	EP 159
PUSH	Н158
PUSH	HL158
PUSH	IP159

PUSH: Push

IX 158
IY 158
L
SC 160

RET: Return

RET: Return from Exception Processing

RETE	 161

RET: Return & Skip

RL: Rotate to Left with Carry

RL	A
RL	В 162
RL	[BR: <i>ll</i>]163
RL	[HL] 163

RL: Rotate to Left

RLC	A
RLC	В 163
RLC	[BR: <i>ll</i>]164
RLC	[HL] 164

RL: Rotate to Right with Carry

RR	A
RR	В164
RR	[BR: <i>ll</i>]165
RR	[HL]

RL: Rotate to Right

RRC	A
RRC	В 166
RRC	[BR: <i>ll</i>]166
RRC	[HL] 166

SBC: 8-bit Subtraction with Carry

SBC	A, A
SBC	A, B
SBC	A, #nn167
SBC	A, [BR: <i>ll</i>]
SBC	A, [hh <i>ll</i>]168
SBC	A, [HL] 168
SBC	A, [IX]
SBC	A, [IX+dd] 169
SBC	A, [IX+L]
SBC	A, [IY]
SBC	A, [IY+dd] 169
SBC	A, [IY+L]169

SBC: 8-bit Subtraction with Carry

SBC	[HL], A 170	0
SBC	[HL], #nn 170	0
SBC	[HL], [IX]	1
SBC	[HL], [IY] 17	1

SBC: 16-bit Subtraction with Carry

SBC	BA, BA 171
SBC	BA, HL 171
SBC	BA, IX 171
SBC	BA, IY 171
SBC	BA, #mmnn 172
SBC	HL, BA 172
SBC	HL, HL 172
SBC	HL, IX 172
SBC	HL, IY 172
SBC	HL, #mmnn 172

SEP: Code Extension

SEP		173
-----	--	-----

SLA: Shift to Left Arithmetic

SLA	A 173
SLA	В 173
SLA	[BR: <i>ll</i>]174
SLA	[HL]

SLL: Shift to Left Logical

SLL	Α	175
SLL	В	175
SLL	[BR: <i>ll</i>]	175
SLL	[HL]	176

SLP: SLEEP Mode

SRA: Shift to Right Arithmetic

SRA	A 177
SRA	В 177
SRA	[BR: <i>ll</i>]177
SRA	[HL] 178

SRL: Shift to Right Logical

SRL	A
SRL	В 178
SRL	[BR: <i>ll</i>]179
SRL	[HL] 179

SUB: 8-bit Subtraction

SUB	A, A
SUB	A, B
SUB	A, #nn180

SUB: 8-bit Subtraction

SUB	A, [BR: <i>ll</i>]
SUB	A, [hh <i>ll</i>] 181
SUB	A, [HL] 181
SUB	A, [IX]
SUB	A, [IX+dd] 182
SUB	A, [IX+L]
SUB	A, [IY] 181
SUB	A, [IY+dd] 182
SUB	A, [IY+L]
SUB	[HL], A 183
SUB	[HL], #nn 183
SUB	[HL], [IX]
SUB	[HL], [IY] 184

SUB: 16-bit Subtraction

BA, BA
BA, HL
BA, IX
BA, IY
BA, #mmnn 185
HL, BA 185
HL, HL 185
HL, IX
HL, IY 185
HL, #mmnn 185
IX, BA
IX, HL
IX, #mmnn186
IY, BA
IY, HL 186
IY, #mmnn187
SP, BA 187
SP, HL 187
SP, #mmnn 187

SWAP: Exchange (upper/lower 4 bits)

SWAP	Α	188
SWAP	[HL]	

UPCK: Unpack

UPCK	 188

XOR: Exclusive OR

XOR	A, A
XOR	A, B
XOR	A, #nn 189
XOR	A, [BR: <i>ll</i>] 189
XOR	A, [hhll] 190
XOR	A, [HL] 190
XOR	A, [IX] 190

XOR: Exclusive OR

XOR	A, [IX+dd] 191
XOR	A, [IX+L] 191
XOR	A, [IY] 190
XOR	A, [IY+dd] 191
XOR	A, [IY+L] 191
XOR	B, #nn
XOR	H, #nn 192
XOR	L, #nn
XOR	SC, #nn 193
XOR	[BR: <i>ll</i>], #nn193
XOR	[HL], A 193
XOR	[HL], #nn 194
XOR	[HL], [IX] 194
XOR	[HL], [IY] 194

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone: +1-310-955-5300 Fax: +1-310-955-5400

- SALES OFFICES -

West

150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone: +1-408-922-0200 Fax: +1-408-922-0238

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15 80992 Munich, GERMANY Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

SALES OFFICE

Altstadtstrasse 176 51379 Leverkusen, GERMANY Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

FRENCH BRANCH OFFICE

 1 Avenue de l' Atlantique, LP 915
 Les Conquerants

 Z.A. de Courtaboeuf 2, F-91976
 Les Ulis Cedex, FRANCE

 Phone: +33-(0)1-64862350
 Fax: +33-(0)1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center

Edificio Prima Sant Cugat Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN Phone: +34-93-544-2490 Fax: +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone: 64106655 Fax: 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone: 21-6485-5552 Fax: 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3 Taipei Phone: 02-2717-7360 Fax: 02-2712-9164 Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300 Phone: 03-573-9900 Fax: 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone: +65-337-7911 Fax: +65-334-2716

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department

IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of "**Saving**" **Technology**, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. **Epson IS energy savings**.



EPSON Electronic Devices Website

http://www.epson.co.jp/device/