TMS320F/C24x DSP Controllers Reference Guide

CPU and Instruction Set

Literature Number: SPRU160C June 1999







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Preface

Read This First

About This Manual

The purpose of this user's guide is to assist you, the hardware or software engineer, in developing applications using the TMS320F/C240,F/C24x digital signal processors (DSPs). This book provides CPU, hardware, and instruction set details for these devices, and explains the DSP core that is common to all TMS320F/C24x DSP controllers; and consequently, is common to the devices described in this manual.

Throughout this book, the TMS320F/C240,F/C24x devices are generally referred to as '24x.

For information about '24x peripherals, see *TMS320F/C240 DSP Controllers*, *Peripheral Library and Specific Devices* (literature number SPRU161), or *TMS320F243/F241/C242 DSP Controllers System and Peripherals Reference Guide* (literature number SPRU276).

Notational Conventions

This document uses the following conventions:

Program listings and program examples are shown in a special typeface.

Here is a segment of a program listing:

OUTPUT LDP #6 ;select data page 6 BLDD #300, 20h ;move data at address 300h to 320h RET

- □ Hexadecimal numbers are represented with a lowercase letter *h* following the number. For example, 7400h or 743Fh.
- In syntax descriptions, the instruction is in a **bold typeface** and parameters are in an *italic typeface*. Portions of a syntax in **bold** must be entered as shown; portions of a syntax in *italics* describe the type of information that you specify. Here is an example of an instruction syntax:

BLDD source, destination

BLDD is the instruction and has two parameters, *source* and *destination*. When you use **BLDD**, the first parameter must be an actual data memory

source address and the second parameter must be a destination address. A comma and a space (optional) must separate the two addresses.

□ Square brackets, [], identify an optional parameter. If you use an optional parameter, specify the information within the brackets; do not type the brackets themselves. When you specify more than one optional parameter from a list, you separate them with a comma and a space. Here is a sample syntax:

BLDD source, destination [, ARn]

BLDD is the instruction. The two required operands are *source* and *destination*, and the optional operand is **AR***n*. **AR** is bold and *n* is italic; if you choose to use **AR***n*, you must type the letters A and R and then supply a chosen value for *n* (in this case, a value from 0 to 7). Here is an example:

Information About Cautions

This book contains cautions.

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software or equipment.

Related Documentation from Texas Instruments

The following books describe the 'C24x and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477–8924. When ordering, please identify the book by its title and literature number. Many of these documents are located on the internet at http://www.ti.com.

- **TMS320F/C240 DSP Controllers Peripheral Library and Specific Devices Reference Guide** (literature number SPRU161) describes the peripherals available on the TMS320F/C240 digital signal processor controllers and their operation. Also described are specific device configurations of the 'C24x family.
- TMS320F243/F241/C242 DSP Controllers System and Peripherals Reference Guide (literature number SPRU276) describes the architecture, system hardware, peripherals, and general operation of the TMS320F243, 'F241, and 'C242 digital signal processor (DSP) controllers.
- **TMS320C240, TMS320F240 DSP Controllers** (literature number SPRS042) data sheet contains the electrical and timing specifications for these devices, as well as signal descriptions and pinouts for all of the available packages.
- **TMS320F20x/F24x Embedded Flash Memory Technical Reference** (literature number SPRU282) Describes the operation of the embedded flash EEPROM module on the TMS320F20x/F24x digital signal processor (DSP) devices and provides sample code that you can use to develop your own software.
- **TMS320C1x/C2x/C2xx/C5x Code Generation Tools Getting Started Guide** (literature number SPRU121) describes how to install the TMS320C1x, TMS320C2x, TMS320C2xx, and TMS320C5x assembly language tools and the C compiler for the 'C1x, 'C2x, 'C2xx, and 'C5x devices. The installations for MS-DOS[™], OS/2[™], SunOS[™], and Solaris[™] systems are covered.
- TMS320C1x/C2x/C2xx/C5x Assembly Language Tools User's Guide (literature number SPRU018) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the 'C1x, 'C2x, 'C2xx, and 'C5x generations of devices.

- TMS320C2x/C2xx/C5x Optimizing C Compiler User's Guide (literature number SPRU024) describes the 'C2x/C2xx/C5x C compiler. This C compiler accepts ANSI standard C source code and produces TMS320 assembly language source code for the 'C2x, 'C2xx, and 'C5x generations of devices.
- **TMS320C2xx C Source Debugger User's Guide** (literature number SPRU151) tells you how to invoke the 'C2xx emulator and simulator versions of the C source debugger interface. This book discusses various aspects of the debugger interface, including window management, command entry, code execution, data management, and breakpoints. It also includes a tutorial that introduces basic debugger functionality.
- **TMS320C2xx Simulator Getting Started** (literature number SPRU137) describes how to install the TMS320C2xx simulator and the C source debugger for the 'C2xx. The installation for MS-DOS[™], PC-DOS[™], SunOS[™], Solaris[™], and HP-UX[™] systems is covered.
- **TMS320C2xx Emulator Getting Started Guide** (literature number SPRU209) tells you how to install the Windows[™] 3.1 and Windows[™] 95 versions of the 'C2xx emulator and C source debugger interface.
- **XDS51x Emulator Installation Guide** (literature number SPNU070) describes the installation of the XDS510[™], XDS510PP[™], and XDS510WS[™] emulator controllers. The installation of the XDS511[™] emulator is also described.
- XDS522/XDS522A Emulation System Installation Guide (literature number SPRU171) describes the installation of the emulation system. Instructions include how to install the hardware and software for the XDS522[™] and XDS522[™].
- XDS522A Emulation System User's Guide (literature number SPRU169) tells you how to use the XDS522A[™] emulation system. This book describes the operation of the breakpoint, tracing, and timing functionality in the XDS522A emulation system. This book also discusses BTT software interface and includes a tutorial that uses step-by-step instructions to demonstrate how to use the XDS522A emulation system.
- **XDS522A Emulation System Online Help** (literature number SPRC002) is an online help file that provides descriptions of the BTT software user interface, menus, and dialog boxes.
- JTAG/MPSD Emulation Technical Reference (literature number SPDU079) provides the design requirements of the XDS510[™] emulator controller, discusses JTAG designs (based on the IEEE 1149.1 standard), and modular port scan device (MPSD) designs.

- **TMS320 DSP Development Support Reference Guide** (literature number SPRU011) describes the TMS320 family of digital signal processors and the tools that support these devices. Included are code-generation tools (compilers, assemblers, linkers, etc.) and system integration and debug tools (simulators, emulators, evaluation modules, etc.). Also covered are available documentation, seminars, the university program, and factory repair and exchange.
- **TMS320 DSP Designer's Notebook: Volume 1** (literature number SPRT125) presents solutions to common design problems using 'C2x, 'C3x, 'C4x, 'C5x, and other TI DSPs.
- **TMS320** Third-Party Support Reference Guide (literature number SPRU052) alphabetically lists over 100 third parties that provide various products that serve the family of TMS320 digital signal processors. A myriad of products and applications are offered—software and hardware development tools, speech recognition, image processing, noise cancellation, modems, etc.

Related Technical Articles

The following technical articles contain useful information regarding designs, operations, and applications for signal-processing systems. These articles supplement the material in this book.

"A Greener World Through DSP Controllers", Panos Papamichalis, *DSP & Multimedia Technology*, September 1994.

"A Single-Chip Multiprocessor DSP for Image Processing—TMS320C80", Dr. Ing. Dung Tu, *Industrie Elektronik*, Germany, March 1995.

"Application Guide with DSP Leading-Edge Technology", Y. Nishikori, M. Hattori, T. Fukuhara, R.Tanaka, M. Shimoda, I. Kudo, A.Yanagitani, H. Miyaguchi, et al., *Electronics Engineering*, November 1995.

"Approaching the No-Power Barrier", Jon Bradley and Gene Frantz, *Electronic Design*, January 9, 1995.

"Beware of BAT: DSPs Add Brilliance to New Weapons Systems", Panos Papamichalis, *DSP & Multimedia Technology*, October 1994.

"Choose DSPs for PC Signal Processing", Panos Papamichalis, *DSP & Multimedia Technology*, January/February 1995.

"Developing Nations Take Shine to Wireless", Russell MacDonald, Kara Schmidt and Kim Higden, *EE Times*, October 2, 1995.

"Digital Signal Processing Solutions Target Vertical Application Markets", Ron Wages, *ECN*, September 1995.

"Digital Signal Processors Boost Drive Performance", Tim Adcock, *Data Storage*, September/October 1995.

"DSP and Speech Recognition, An Origin of the Species", Panos Papamichalis, *DSP & Multimedia Technology*, July 1994.

"DSP Design Takes Top-Down Approach", Andy Fritsch and Kim Asal, *DSP Series Part III, EE Times*, July 17, 1995.

"DSPs Advance Low-Cost 'Green' Control", Gregg Bennett, *DSP Series Part II, EE Times*, April 17, 1995.

"DSPs Do Best on Multimedia Applications", Doug Rasor, *Asian Computer World*, October 9–16, 1995.

"DSPs: Speech Recognition Technology Enablers", Gene Frantz and Gregg Bennett, *I&CS*, May 1995.

"Easing JTAG Testing of Parallel-Processor Projects", Tony Coomes, Andy Fritsch, and Reid Tatge, *Asian Electronics Engineer*, Manila, Philippines, November 1995.

"Fixed or Floating? A Pointed Question in DSPs", Jim Larimer and Daniel Chen, *EDN*, August 3, 1995.

"Function-Focused Chipsets: Up the DSP Integration Core", Panos Papamichalis, *DSP & Multimedia Technology*, March/April 1995.

"GSM: Standard, Strategien und Systemchips", Edgar Auslander, *Elektronik Praxis*, Germany, October 6, 1995.

"High Tech Copiers to Improve Images and Reduce Paperwork", Karl Guttag, *Document Management*, July/August 1995.

"Host-Enabled Multimedia: Brought to You by DSP Solutions", Panos Papamichalis, *DSP & Multimedia Technology*, September/October 1995.

"Integration Shrinks Digital Cellular Telephone Designs", Fred Cohen and Mike McMahan, *Wireless System Design*, November 1994.

"On-Chip Multiprocessing Melds DSPs", Karl Guttag and Doug Deao, *DSP Series Part III, EE Times*, July 18, 1994.

"Real-Time Control", Gregg Bennett, Appliance Manufacturer, May 1995.

"Speech Recognition", P.K. Rajasekaran and Mike McMahan, *Wireless Design & Development*, May 1995.

"Telecom Future Driven by Reduced Milliwatts per DSP Function", Panos Papamichalis, *DSP & Multimedia Technology*, May/June 1995.

"The Digital Signal Processor Development Environment", Greg Peake, *Embedded System Engineering*, United Kingdom, February 1995.

"The Growing Spectrum of Custom DSPs", Gene Frantz and Kun Lin, *DSP Series Part II*, *EE Times*, April 18, 1994.

"The Wide World of DSPs, " Jim Larimer, Design News, June 27, 1994.

"Third-Party Support Drives DSP Development for Uninitiated and Experts Alike", Panos Papamichalis, *DSP & Multimedia Technology*, December 1994/January 1995.

"Toward an Era of Economical DSPs", John Cooper, *DSP Series Part I, EE Times*, Jan. 23, 1995.

Trademarks

HP-UX is a trademark of Hewlett-Packard Company.

MS-DOS and Windows are registered trademarks of Microsoft Corporation.

OS/2, PC, and PC-DOS are trademarks of International Business Machines Corporation.

PAL® is a registered trademark of Advanced Micro Devices, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

320 Hotline On-line, TI, XDS510, XDS510PP, XDS510WS, XDS511, XDS522, and XDS522A are trademarks of Texas Instruments Incorporated.

Contents

1	Sumn	duction narizes the TMS320 family of products. Introduces the TMS320C24x DSP controller and is key features.	1-1
	1.1 1.2	TMS320 Family Overview	
2	Sumn	tectural Overview narizes the TMS320C24x architecture and provides an overview of the CPU, address and tructure, program-control logic, on-chip peripherals, and scanning logic.	2-1
	 2.1 2.2 2.3 2.4 2.5 2.6 	Architecture Summary 'C24x CPU Internal Bus Structure Memory 2.3.1 On-Chip Dual-Access RAM (DARAM) 2.3.2 Flash EEPROM 2.3.3 Flash Serial Loader 2.3.4 Factory-Masked ROM 2.3.5 External Memory Interface Module Central Processing Unit	2-4 2-5 2-6 2-6 2-6 2-7 2-8 2-8 2-8 2-8 2-9 2-9 2-9
3	Desci gram 3.1	bry and I/O Spaces ribes the TMS320C24x memory and I/O space configuration and operation. Includes pro- and peripheral memory maps. Overview of Memory and I/O Spaces	3-2
	3.2 3.3	Program Memory 3.2.1 Program Memory Configuration Data Memory 3.3.1 Data Page 0 Address Map 3.3.2 Data Memory Configuration	3-5 3-6 3-7 3-8
	3.4 3.5	Global Data Memory	

4	Centr	al Proc	essing Unit	4-1
	the ac	cumulat	TMS320C24x CPU. Includes information about the central arithmetic logic unit, tor, the shifters, the multiplier, and the auxiliary register arithmetic unit. Concludes tion of the status register bits.	
				4.0
	4.1 4.2	-	caling Section	
	4.2			
		4.2.1	Multiplier	
	4.0	4.2.2	Product-Scaling Shifter	
	4.3		Arithmetic Logic Section	
		4.3.1	Central Arithmetic Logic Unit (CALU)	
		4.3.2	Accumulator	
		4.3.3	Output Data-Scaling Shifter	
	4.4		ry Register Arithmetic Unit (ARAU) 4	
		4.4.1	ARAU Functions	
		4.4.2	Auxiliary Register Functions	
	4.5		Registers ST0 and ST1	
	4.6	Externa	al Memory Interface Operation 4	-18
5	Prog	am Cor	ntrol	5-1
•	-		TMS320C24x hardware and software features used to control program flow, in-	• •
		ng progra	am-address generation logic, pipeline operation, and branches, calls, and re-	
	5.1	Progra	m-Address Generation	5-2
	•••	5.1.1	Program Counter (PC)	
		5.1.2	Stack	
		5.1.3	Microstack (MSTACK)	
	5.2		e Operation	
	5.3	•	es, Calls, and Returns	
	0.0	5.3.1	Unconditional Branches	
		5.3.2	Unconditional Calls	
		5.3.3	Unconditional Returns	
	5.4		onal Branches, Calls, and Returns	
	0.1	5.4.1	Using Multiple Conditions	
		542		5-11
		5.4.3	Conditional Branches	
		5.4.4	Conditional Calls	
		5.4.5	Conditional Returns	
	5.5		ting a Single Instruction	
	5.6	•	ots	
	5.0 5.7		iterrupt Registers	
	5.7	5.7.1	Interrupt Flag Register (IFR)	
		5.7.1	Interrupt Mask Register (IRR)	
		J.1.Z		-13

6		essing Modes6-1ribes the operation and use of the TMS320C24x data-memory addressing modes.
	6.1 6.2	Immediate Addressing Mode6-2Direct Addressing Mode6-46.2.1Using Direct Addressing Mode6-66.2.2Examples of Direct Addressing6-6
	6.3	Indirect Addressing Mode6-96.3.1Current Auxiliary Register6-96.3.2Indirect Addressing Options6-96.3.3Next Auxiliary Register6-116.3.4Indirect Addressing Opcode Format6-126.3.5Examples of Indirect Addressing6-146.3.6Modifying Auxiliary Register Content6-16
7	Desc	mbly Language Instructions7-1ribes the TMS320C24x assembly language instructions in alphabetical order. Begins with nmary of the TMS320C24x instructions.
	7.1 7.2	Instruction Set Summary 7-2 How To Use the Instruction Descriptions 7-12 7.2.1 Syntax 7-12 7.2.2 Operands 7-14 7.2.3 Opcode 7-14 7.2.4 Execution 7-15 7.2.5 Status Bits 7-15 7.2.6 Description 7-15 7.2.7 Words 7-16 7.2.8 Cycles 7-16 7.2.9 Examples 7-18
Α	7.3	Instruction Descriptions 7-19 320C1x/C2x/C20x/C5x Instruction Set Comparison A-1
А	Discu	isses the compatibility of program code among the following devices: TMS320C1x, 320C2x, TMS320C20x, and TMS320C5x.
	A.1 A.2 A.3	Using the Instruction Set Comparison TableA-2A.1.1An Example of a Table EntryA-2A.1.2Symbols and Acronyms Used in the TableA-3Enhanced InstructionsA-5Instruction Set Comparison TableA-6
В	Expla	nitting ROM Codes to TIB-1 ains the process for submitting custom program code to TI for designing masks for the on- ROM on a TMS320 DSP.

С	-		iderations for Using the XDS510 Emulator	
			JTAG emulator cable, how to construct a 14-pin connector on your onnect the target system to the emulator.	target system,
	C.1	Design	ing Your Target System's Emulator Connector (14-Pin Header) .	C-2
	C.2	Bus Pr	otocol	C-4
	C.3		tor Cable Pod	
	C.4		tor Cable Pod Signal Timing	
	C.5		tion Timing Calculations	
	C.6		ctions Between the Emulator and the Target System	
		C.6.1	Buffering Signals	
		C.6.2	Using a Target-System Clock	
		C.6.3	Configuring Multiple Processors	
	C.7	Physic	al Dimensions for the 14-Pin Emulator Connector	
	C.8	-	tion Design Considerations	
		C.8.1	Using Scan Path Linkers	
		C.8.2	Emulation Timing Calculations for a Scan Path Linker (SPL)	
		C.8.3	Using Emulation Pins	
		C.8.4	Performing Diagnostic Applications	
D	Gloss	arv		D-1
			ns, abbreviations, and acronyms used throughout this book.	
	слра			

Figures

1-2. TMS320 Device Nomenclature 1-4 2-1. TMS320C24x DSP Controller Functional Block Diagram 2-3 2-2. 'C24x Address and Data Bus Structure 2-4 3-1. Generic Memory Map for 'C24x DSP Controllers 3-3 3-2. Program Memory Map for 'C24x 3-4 3-3. Program Memory Map for 'C24x 3-4 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-4 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Multiplication Section 4-5 4-5. Block Diagram of the Central Arithmetic Logic Section 4-4 4-6. Block Diagram of the Central Arithmetic Logic Section 4-4 4-7. Shifting and Storing the Ligh Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-12		
2-1. TMS320C24x DSP Controller Functional Block Diagram 2-3 2-2. 'C24x Address and Data Bus Structure 2-4 2-3. 'C24x ROM Memory Map 2-7 3-1. Generic Memory Map for 'C24x DSP Controllers 3-3 3-2. Program Memory Map for 'C24x 3-4 3-3. Pages of Data Memory 3-4 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-4 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10.	1–1.	DSP Product Generation 1-3
2-2. 'C24x Address and Data Bus Structure 2-4 2-3. 'C24x ROM Memory Map 2-7 3-1. Generic Memory Map for 'C24x DSP Controllers 3-3 3-2. Program Memory Map for 'C24x 3-4 3-3. Pages of Data Memory 3-6 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-6 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Saling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Central Arithmetic Logic Section 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-4 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12		
2-3. 'C24x ROM Memory Map 2-7 3-1. Generic Memory Maps for 'C24x DSP Controllers 3-3 3-2. Program Memory Map for 'C24x 3-4 3-3. Pages of Data Memory 3-6 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the Low Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-11. Status Register ST1 4-15 4-12. External Interface		•
3-1. Generic Memory Maps for 'C24x DSP Controllers 3-3 3-2. Program Memory Map for 'C24x 3-4 3-3. Pages of Data Memory 3-6 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST0 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-20 5-1. </td <td>2–2.</td> <td></td>	2–2.	
3-2. Program Memory Map for 'C24x 3-4 3-3. Pages of Data Memory 3-6 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-4 4-7. Shifting and Storing the Low Word of the Accumulator 4-11 4-8. 4-7. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-12 4-10. Status Register ST1 4-15 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-20 4-14. External Inte	2–3.	
3-3. Pages of Data Memory 3-6 3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Multiplication Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-4 4-7. Shifting and Storing the Ligh Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST1 4-15 4-12. External Interface Operation for Read-Write (Zero Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. </td <td>3–1.</td> <td></td>	3–1.	
3-4. GREG Register Set to Configure 8K for Global Data Memory 3-10 3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Scaling Section 4-4 4-4. Operation of the Input Shifter for SXM = 0 4-4 4-5. Block Diagram of the Multiplication Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-4 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-15 4-10. Status Register ST0 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-20 4-13. External Interface Operation for Read-Write (One Wait State) 4-20 4-14. External Interface Operation for Read-Write (One Wait State) 4-20 4-14. External I	3–2.	
3-5. Global and Local Data Memory for GREG = 11100000 3-10 3-6. I/O-Space Address Map for 'C24x 3-11 Hock Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 Block Diagram of the Input Scaling Section 4-3 Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-4 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-12 4-14. External Interface Operation for Read-Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operatio	3–3.	
3-6. I/O-Space Address Map for 'C24x 3-11 4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-6 5-3. A Pop Operation 5-7 5-5. A Pop Operation 5-6 5-6. Interr	3–4.	GREG Register Set to Configure 8K for Global Data Memory 3-10
4-1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU 4-2 4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Central Arithmetic Logic Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-6 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-20 5-1. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-7 5-3. A Pop Operation 5-7 5-4. Four-Level Pipeline Operation 5-7 5-5. In	3–5.	Global and Local Data Memory for GREG = 11100000
Multiplication Sections of the CPU 4-2 Hours Hours	3–6.	I/O-Space Address Map for 'C24x 3-11
4-2. Block Diagram of the Input Scaling Section 4-3 4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Multiplication Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-70 5-5. Interrupt Mask Register (IFR) — Address 0006h <td>4–1.</td> <td>Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU</td>	4–1.	Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU
4-3. Operation of the Input Shifter for SXM = 0 4-4 4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Multiplication Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. A Pop Operation 5-7 5-6. Interrupt Mask Register (IFR) — Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) — Address 0004h 5-20	4–2.	
4-4. Operation of the Input Shifter for SXM = 1 4-4 4-5. Block Diagram of the Multiplication Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. A Pop Operation 5-7 5-6. Interrupt Flag Register (IFR) — Address 0006h 5-18 5-6. Interrupt Mask Register Contents for Example 6-1 6-2 6-2. Two Words Loaded Consecutively to the Instruction Register in Example 6-2 <	4–3.	
4-5. Block Diagram of the Multiplication Section 4-5 4-6. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Read-Write (One Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. Interrupt Flag Register (IFR) Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) Address 0004h 5-20 6-1. Instruction Register Contents for Example 6-1 6-2 6-2. Two Words L	4–4.	
4-6. Block Diagram of the Central Arithmetic Logic Section 4-8 4-7. Shifting and Storing the High Word of the Accumulator 4-11 4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Read-Read-Write (One Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait States) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. Interrupt Flag Register (IFR) — Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) — Address 0004h 5-20 6-1. Instruction Register Contents for Example 6-1 6-2 6-2. Two Words Loaded Consecutively to the Instruction Register in Example 6-2 6-3 6-3. Pa	4–5.	
4–7. Shifting and Storing the High Word of the Accumulator 4-11 4–8. Shifting and Storing the Low Word of the Accumulator 4-11 4–9. ARAU and Related Logic 4-12 4–10. Status Register ST0 4-15 4–11. Status Register ST1 4-15 4–12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4–13. External Interface Operation for Write-Write-Read (Zero Wait States) 4-20 4–14. External Interface Operation for Read-Write (One Wait State) 4-20 5–1. Program-Address Generation Block Diagram 5-2 5–2. A Push Operation 5-5 5–3. A Pop Operation 5-6 5–4. Four-Level Pipeline Operation 5-7 5–5. Interrupt Flag Register (IFR) — Address 0006h 5-18 5–6. Interrupt Mask Register (IMR) — Address 0004h 5-20 6–1. Instruction Register Contents for Example 6–1 6-2 6–2. Two Words Loaded Consecutively to the Instruction Register in Example 6–2 6-3 6–3. Pages of Data Memory 6-4	4–6.	
4-8. Shifting and Storing the Low Word of the Accumulator 4-11 4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Read-Read-Write (Zero Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait States) 4-20 4-14. External Interface Operation Block Diagram 5-2 5-1. Program-Address Generation Block Diagram 5-5 5-2. A Push Operation 5-6 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. Interrupt Flag Register (IFR) — Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) — Address 0004h 5-20 6-1. Instruction Register Contents for Example 6-1 6-2 6-2. Two Words Loaded Consecutively to the Instruction Register in Example 6-2 6-3 6-3. Pages of Data Memory 6-4	4–7.	•
4-9. ARAU and Related Logic 4-12 4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Write-Write-Read (Zero Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait State) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. Interrupt Flag Register (IFR) Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) Address 0004h 5-20 6-1. Instruction Register Contents for Example 6-1 6-2 6-2. Two Words Loaded Consecutively to the Instruction Register in Example 6-2 6-3 6-3. Pages of Data Memory 6-4	4–8.	
4-10. Status Register ST0 4-15 4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Write-Write-Read (Zero Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait State) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. Interrupt Flag Register (IFR) Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) Address 0004h 5-20 6-1. Instruction Register Contents for Example 6-1 6-2 6-2. Two Words Loaded Consecutively to the Instruction Register in Example 6-2 6-3 6-3. Pages of Data Memory 6-4	4–9.	
4-11. Status Register ST1 4-15 4-12. External Interface Operation for Read-Read-Write (Zero Wait States) 4-18 4-13. External Interface Operation for Write-Write-Read (Zero Wait States) 4-20 4-14. External Interface Operation for Read-Write (One Wait State) 4-20 5-1. Program-Address Generation Block Diagram 5-2 5-2. A Push Operation 5-5 5-3. A Pop Operation 5-6 5-4. Four-Level Pipeline Operation 5-7 5-5. Interrupt Flag Register (IFR) Address 0006h 5-18 5-6. Interrupt Mask Register (IMR) Address 0004h 5-20 6-1. Instruction Register Contents for Example 6-1 6-2 6-2. Two Words Loaded Consecutively to the Instruction Register in Example 6-2 6-3 6-3. Pages of Data Memory 6-4	4–10.	8
4–12.External Interface Operation for Read-Read-Write (Zero Wait States)4-184–13.External Interface Operation for Write-Write-Read (Zero Wait States)4-204–14.External Interface Operation for Read-Write (One Wait State)4-205–1.Program-Address Generation Block Diagram5-25–2.A Push Operation5-55–3.A Pop Operation5-65–4.Four-Level Pipeline Operation5-75–5.Interrupt Flag Register (IFR)Address 0006h5-185–6.Interrupt Mask Register (IMR)Address 0004h5-206–1.Instruction Register Contents for Example 6–16-26–3.Pages of Data Memory6-4	4–11.	•
4–13.External Interface Operation for Write-Write-Read (Zero Wait States)4-204–14.External Interface Operation for Read-Write (One Wait State)4-205–1.Program-Address Generation Block Diagram5-25–2.A Push Operation5-55–3.A Pop Operation5-65–4.Four-Level Pipeline Operation5-75–5.Interrupt Flag Register (IFR)Address 0006h5-185–6.Interrupt Mask Register (IMR)Address 0004h5-206–1.Instruction Register Contents for Example 6–16-26–3.Pages of Data Memory6-4	4–12.	5
4–14.External Interface Operation for Read-Write (One Wait State)4-205–1.Program-Address Generation Block Diagram5-25–2.A Push Operation5-55–3.A Pop Operation5-65–4.Four-Level Pipeline Operation5-75–5.Interrupt Flag Register (IFR)Address 0006h5-185–6.Interrupt Mask Register (IMR)Address 0004h5-206–1.Instruction Register Contents for Example 6–16-26–2.Two Words Loaded Consecutively to the Instruction Register in Example 6–26-36–3.Pages of Data Memory6-4	4–13.	
5-1.Program-Address Generation Block Diagram5-25-2.A Push Operation5-55-3.A Pop Operation5-65-4.Four-Level Pipeline Operation5-75-5.Interrupt Flag Register (IFR) — Address 0006h5-185-6.Interrupt Mask Register (IMR) — Address 0004h5-206-1.Instruction Register Contents for Example 6-16-26-2.Two Words Loaded Consecutively to the Instruction Register in Example 6-26-36-3.Pages of Data Memory6-4	4–14.	
5-2.A Push Operation5-55-3.A Pop Operation5-65-4.Four-Level Pipeline Operation5-75-5.Interrupt Flag Register (IFR) — Address 0006h5-185-6.Interrupt Mask Register (IMR) — Address 0004h5-206-1.Instruction Register Contents for Example 6-16-26-2.Two Words Loaded Consecutively to the Instruction Register in Example 6-26-36-3.Pages of Data Memory6-4	5–1.	
5-3.A Pop Operation5-65-4.Four-Level Pipeline Operation5-75-5.Interrupt Flag Register (IFR) — Address 0006h5-185-6.Interrupt Mask Register (IMR) — Address 0004h5-206-1.Instruction Register Contents for Example 6-16-26-2.Two Words Loaded Consecutively to the Instruction Register in Example 6-26-36-3.Pages of Data Memory6-4	5–2.	· · · · · · · · · · · · · · · · · · ·
5-4.Four-Level Pipeline Operation5-75-5.Interrupt Flag Register (IFR) — Address 0006h5-185-6.Interrupt Mask Register (IMR) — Address 0004h5-206-1.Instruction Register Contents for Example 6-16-26-2.Two Words Loaded Consecutively to the Instruction Register in Example 6-26-36-3.Pages of Data Memory6-4	5–3.	
5-5.Interrupt Flag Register (IFR) — Address 0006h5-185-6.Interrupt Mask Register (IMR) — Address 0004h5-206-1.Instruction Register Contents for Example 6-16-26-2.Two Words Loaded Consecutively to the Instruction Register in Example 6-26-36-3.Pages of Data Memory6-4	5-4.	
5–6.Interrupt Mask Register (IMR) — Address 0004h5-206–1.Instruction Register Contents for Example 6–16-26–2.Two Words Loaded Consecutively to the Instruction Register in Example 6–26-36–3.Pages of Data Memory6-4	5–5.	
6–1. Instruction Register Contents for Example 6–1 6-2 6–2. Two Words Loaded Consecutively to the Instruction Register in Example 6–2 6-3 6–3. Pages of Data Memory 6-4	5–6.	
6–2. Two Words Loaded Consecutively to the Instruction Register in Example 6–2 6-3 6–3. Pages of Data Memory 6-4	6–1.	
6–3. Pages of Data Memory 6-4	6–2.	
s ,	6–3.	
	6–4.	· · · · · · · · · · · · · · · · · · ·

6–5.	Generation of Data Addresses in Direct Addressing Mode	6-5
6–6.	Instruction Register Content in Indirect Addressing	6-12
7–1.	Bit Numbers and Their Corresponding Bit Codes for BIT Instruction	
7–2.	Bit Numbers and Their Corresponding Bit Codes for BITT Instruction	7-46
7–3.	LST #0 Operation	
7–4.	LST #1 Operation	7-87
B–1.	TMS320 ROM Code Procedural Flow Chart	B-2
C–1.	14-Pin Header Signals and Header Dimensions	C-2
C–2.	Emulator Cable Pod Interface	
C–3.	Emulator Cable Pod Timings	C-6
C–4.	Emulator Connections Without Signal Buffering	C-10
C–5.	Emulator Connections With Signal Buffering	C-11
C–6.	Target-System-Generated Test Clock	C-12
C–7.	Multiprocessor Connections	
C–8.	Pod/Connector Dimensions	C-14
C–9.	14-Pin Connector Dimensions	C-15
C–10.	Connecting a Secondary JTAG Scan Path to a Scan Path Linker	C-17
C–11.	EMU0/1 Configuration to Meet Timing Requirements of Less Than 25 ns .	
C–12.	Suggested Timings for the EMU0 and EMU1 Signals	C-22
C–13.	EMU0/1 Configuration With Additional AND Gate to Meet Timing	
	Requirements of Greater Than 25 ns	
C–14.	EMU0/1 Configuration Without Global Stop	C-24
C–15.	TBC Emulation Connections for n JTAG Scan Paths	C-25

Tables

2–1.	Where to Find Information About Program Control Features	
3–1.	Data Page 0 Address Map	
3–2.	Global Data Memory Configurations	
4–1.	Product Shift Modes for the Product-Scaling Shifter	4-7
4–2.	Bit Fields of Status Registers ST0 and ST1	4-16
5–1.	Program-Address Generation Summary	5-3
5–2.	Address Loading to the Program Counter	5-4
5–3.	Conditions for Conditional Calls and Returns	5-10
5–4.	Groupings of Conditions	5-11
5–5.	C24x Interrupt Locations and Priorities	5-15
6–1.	Indirect Addressing Operands	6-10
6–2.	Effects of the ARU Code on the Current Auxiliary Register	6-12
6–3.	Field Bits and Notation for Indirect Addressing	6-13
7–1.	Accumulator, Arithmetic, and Logic Instructions	7-5
7–2.	Auxiliary Register Instructions	7-7
7–3.	TREG, PREG, and Multiply Instructions	7-8
7–4.	Branch Instructions	
7–5.	Control Instructions	7-10
7–6.	I/O and Memory Instructions	7-11
7–7.	Product Shift Modes	
7–8.	Product Shift Modes	
A–1.	Symbols and Acronyms Used in the Instruction Set Comparison Table	
A–2.	Summary of Enhanced Instructions	
C–1.	14-Pin Header Signal Descriptions	
C–2.	Emulator Cable Pod Timing Parameters	

Examples

6–1.	RPT Instruction Using Short-Immediate Addressing
6–2.	ADD Instruction Using Long-Immediate Addressing
6–3.	Using Direct Addressing with ADD (Shift of 0 to 15) 6-7
6–4.	Using Direct Addressing with ADD (Shift of 16) 6-7
6–5.	Using Direct Addressing with ADDC
6–6.	Selecting a New Current Auxiliary Register
6–7.	Indirect Addressing—No Increment or Decrement
6–8.	Indirect Addressing—Increment by 1 6-14
6–9.	Indirect Addressing—Decrement by 1 6-15
6–10.	Indirect Addressing—Increment by Index Amount
6–11.	Indirect Addressing—Decrement by Index Amount
6–12.	Indirect Addressing—Increment by Index Amount With Reverse Carry Propagation 6-15
6–13.	Indirect Addressing—Decrement by Index Amount With Reverse Carry Propagation 6-15
C–1.	Key Timing for a Single-Processor System Without Buffers C-8
C–2.	Key Timing for a Single-Processor System Without Buffering (SPL) C-19

Chapter 1

Introduction

The TMS320C24x is a member of the TMS320 family of digital signal processors (DSPs). The 'C24x is designed to meet a wide range of digital motor control (DMC) and embedded control applications. This chapter provides an overview of the current TMS320 family, and describes the background and benefits of the 'C24x DSP controller products.

Topio	c Page	ļ
1.1	TMS320 Family Overview 1-2	
1.2	TMS320C24x Series of DSP Controllers 1-5	

1.1 TMS320 Family Overview

The TMS320 family consists of fixed-point, floating-point, multiprocessor digital signal processors (DSPs), and fixed-point DSP controllers. TMS320 DSPs have an architecture designed specifically for real-time signal processing. The 'C24x series of DSP controllers combines this real-time processing capability with controller peripherals to create an ideal solution for control system applications. The following characteristics make the TMS320 family the right choice for a wide range of processing applications:

- Ury flexible instruction set
- Inherent operational flexibility
- □ High-speed performance
- Innovative parallel architecture
- Cost effectiveness

In 1982, Texas Instruments introduced the TMS32010, the first fixed-point DSP in the TMS320 family. Before the end of the year, *Electronic Products* magazine awarded the TMS32010 the title "Product of the Year". Today, the TMS320 family consists of the following generations shown in Figure 1–1: 'C1x, 'C2x, 'C24x, 'C5x, 'C54x, and 'C6x fixed-point DSPs; 'C3x and 'C4x float-ing-point DSPs; and 'C8x multiprocessor DSPs. The 'C24x is considered part of the 'C24x family of fixed-point DSPs, and a member of the 'C2000 platform.

Devices within a generation of the TMS320 family have the same CPU structure but different on-chip memory and peripheral configurations. Spin-off devices use new combinations of on-chip memory and peripherals to satisfy a wide range of needs in the worldwide electronics market. By integrating memory and peripherals onto a single chip, TMS320 devices reduce system costs and save circuit board space.

Figure 1–1. DSP Product Generation





Figure 1–2. TMS320 Device Nomenclature

[†]PLCC = Plastic J-Leaded Chip Carrier

QFP = Quad Flatpack

TQFP = Thin Quad Flatpack

1.2 TMS320C24x Series of DSP Controllers

Designers have recognized the opportunity to redesign existing DMC systems to use advanced algorithms that yield better performance and reduce system component count. DSPs enable:

- Design of robust controllers for a new generation of inexpensive motors, such as AC induction, DC permanent magnet, and switched-reluctance motors
- Full variable-speed control of brushless motor types that have lower manufacturing cost and higher reliability
- Energy savings through variable-speed control, saving up to 25% of the energy used by fixed-speed controllers
- Increased fuel economy, improved performance, and elimination of hydraulic fluid in automotive electronic power steering (EPS) systems
- Reduced manufacturing and maintenance costs by eliminating hydraulic fluids in automotive electronic braking systems
- ☐ More efficient and quieter operation due to less generation of torque ripple, resulting in less loss of power, lower vibration, and longer life
- Elimination or reduction of memory lookup tables through real-time polynomial calculation, thereby reducing system cost
- Use of advanced algorithms that can reduce the number of sensors required in a system
- Control of power switching inverters, along with control algorithm processing
- Single-processor control of multimotor systems

The 'C24x DSP controllers are designed to meet the needs of control-based applications. By integrating the high performance of a DSP core and the on-chip peripherals of a microcontroller into a single-chip solution, the 'C24x series yields a device that is an affordable alternative to traditional microcontroller units (MCUs) and expensive multichip designs. At 20 million instructions per second (MIPS), the 'C24x DSP controllers offer significant performance over traditional 16-bit microcontrollers and microprocessors. Future derivatives of these devices will run at speeds higher than 20 MIPS.

The 16-bit, fixed-point DSP core of the 'C24x device provides analog designers a digital solution that does not sacrifice the precision and performance of

their systems. In fact, system performance can be enhanced through the use of advanced control algorithms for techniques such as adaptive control, Kalman filtering, and state control. The 'C24x DSP controllers offer reliability and programmability. Analog control systems, on the other hand, are hardwired solutions and can experience performance degradation due to aging, component tolerance, and drift.

The high-speed central processing unit (CPU) allows the digital designer to process algorithms in real time rather than approximate results with look-up tables. When the instruction set of these DSP controllers (which incorporates both signal processing instructions and general-purpose control functions) is coupled with the extensive development support available for the 'C24x devices, it reduces development time and provides the same ease of use as traditional 8- and 16-bit microcontrollers. The instruction set also allows you to retain your software investment when moving from other general-purpose TMS320 fixed-point DSPs. It is source- and object-code compatible with the other members of the 'C24x generation, source code compatible with the 'C2x generation, and upwardly source code compatible with the 'C5x generation of DSPs from Texas Instruments.

The 'C24x architecture is also well-suited for processing control signals. It uses a 16-bit word length along with 32-bit registers for storing intermediate results, and has two hardware shifters available to scale numbers independently of the CPU. This combination minimizes quantization and truncation errors, and increases processing power for additional functions. Two examples of these additional functions are: a notch filter that cancels mechanical resonances in a system, and an estimation technique that eliminates state sensors in a system.

The 'C24x DSP controllers take advantage of an existing set of peripheral functions that allow Texas Instruments to quickly configure various series members for different price/performance points or for application optimization. This library of both digital and mixed-signal peripherals includes:

- Timers
- Serial communications ports (SCI, SPI)
- Analog-to-digital converters (ADC)
- Event manager
- System protection, such as watchdog timers
- CAN controller

The DSP controller peripheral library is continually growing and changing to suit the needs of tomorrow's embedded control marketplace.

Chapter 2

Architectural Overview

This chapter provides an overview of the architectural structure and components of the 'C24x DSP CPU. The 'C24x DSP uses an advanced, modified Harvard architecture that maximizes processing power by maintaining separate bus structures for program memory and data memory.

Topic

Page

2.1	Architecture Summary 2-2
2.2	'C24x CPU Internal Bus Structure 2-4
2.3	Memory 2-5
2.4	Central Processing Unit 2-8
2.5	Program Control 2-10
2.6	Serial-Scan Emulation 2-10

2.1 Architecture Summary

A functional block diagram of the 'C24x DSP controller architecture is shown in Figure 2–1 on page 2-3. The 'C24x DSP architecture is based on a modified Harvard architecture, which supports separate bus structures for program space and data space. A third space, the input/output (I/O) space, is also available and is accessible through the *external bus interface*. To support a large selection of peripherals, a peripheral bus is used. The peripheral bus is mapped to the data space and interfaced to the data bus through a special system module. Thus, all the instructions that operate on the data space also operate on all the peripheral registers.

Separate program and data spaces allow simultaneous access to program instructions and data. For example, while data is multiplied, a previous product can be added to the accumulator, and at the same time, a new address can be generated. Such parallelism supports a set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 'C24x also includes control mechanisms to manage interrupts, repeated operations, and function/subroutine calls.



Figure 2–1. TMS320C24x DSP Controller Functional Block Diagram

2.2 'C24x CPU Internal Bus Structure

The 'C24x DSP, a member of the TMS320 family of DSPs, includes a 'C2xx DSP core designed using the '2xLP ASIC core. The 'C2xx DSP core has an internal data and program bus structure that is divided into six 16-bit buses (see Figure 2–2). The six buses are:

- **PAB.** The *program address bus* provides addresses for both reads from and writes to program memory.
- DRAB. The *data-read address bus* provides addresses for reads from data memory.
- DWAB. The *data-write address bus* provides addresses for writes to data memory.
- **PRDB.** The *program read bus* carries instruction code and immediate operands, as well as table information, from program memory to the CPU.
- DRDB. The data-read bus carries data from data memory to the central arithmetic logic unit (CALU) and the auxiliary register arithmetic unit (ARAU).
- DWEB. The *data-write bus* carries data to both program memory and data memory.

Having separate address buses for data reads (DRAB) and data writes (DWAB) allows the CPU to read and write in the same machine cycle.



Figure 2–2. 'C24x Address and Data Bus Structure

2.3 Memory

The 'C24x contains the following types of on-chip memory:

- Dual-access RAM (DARAM)
- □ Flash EEPROM or ROM (masked)

The 'C24x memory is organized into four individually-selectable spaces:

- Program (64K words)
- □ Local data (64K words)
- Global data (32K words)
- Input/Output (64K words)

These spaces form an address range of 224K words.

2.3.1 On-Chip Dual-Access RAM (DARAM)

The 'C24x has 544 words of on-chip DARAM, which can be accessed twice per machine cycle. This memory is primarily intended to hold data, but when needed, can also be used to hold programs. The memory can be configured in one of two ways, depending on the state of the CNF bit in status register ST1.

- □ When CNF = 0, all 544 words are configured as data memory.
- When CNF = 1, 288 words are configured as data memory and 256 words are configured as program memory.

Because DARAM can be accessed twice per cycle, it improves the speed of the CPU. The CPU operates within a 4-cycle pipeline. In this pipeline, the CPU reads data on the third cycle and writes data on the fourth cycle. However, DARAM allows the CPU to write and read in one cycle; the CPU writes to DARAM on the master phase of the cycle and reads from DARAM on the slave phase. For example, suppose two instructions, A and B, store the accumulator value to DARAM and load the accumulator with a new value from DARAM. Instruction A stores the accumulator value during the master phase of the CPU cycle, and instruction B loads the new value in the accumulator during the slave phase. Because part of the dual-access operation is a write, it only applies to RAM.

2.3.2 Flash EEPROM

Flash EEPROM provides an attractive alternative to masked program ROM. Like ROM, flash is a nonvolatile memory type; however, it has the advantage of *in-target* reprogrammability. The 'F24x incorporates one $16K/8K \times 16$ -bit flash EEPROM module in program space. This type of memory expands the capabilities of the 'F24x in the areas of prototyping, early field testing, and single-chip applications.

Unlike most discrete flash memory, the 'F24x flash does not require a dedicated state machine because the algorithms for programming and erasing the flash are executed by the DSP core. This enables several advantages, including reduced chip size and sophisticated adaptive algorithms. For production programming, the IEEE Standard 1149.1 (JTAG) scan port provides easy access to on-chip RAM for downloading the algorithms and flash code. Other key features of the flash include zero-wait-state access rate and single 5-V power supply.

An erased bit in the '24x flash is read as a logic one, and a programmed bit is read as a logic zero. The flash requires a block-erase of the entire 16K/8K module; however, any combination of bits can be programmed. The following four algorithms are required for flash operations: clear, erase, flash-write, and program. For an explanation of these algorithms and a complete description of the flash EEPROM, see *TMS320F20x/F24x DSPs Embedded Flash Memory Technical Reference* (Literature number SPRU282).

2.3.3 Flash Serial Loader

Most of the on-chip flash devices are shipped with a serial bootloader code programmed at the following addresses: 0x0000 - 0x00FFh. All other flash addresses are in an erased state. The serial bootloader can be used to program the on-chip flash memory with user's code. During the flash programming sequence, the on-chip data RAM is used to load and execute the clear, erase, and program algorithms.

2.3.4 Factory-Masked ROM

For large-volume applications consisting of stable software free of bugs, lowcost, masked ROM is available and supported up to 16K or 4K words. If you want a custom ROM, you can provide the code or data to be programmed into the ROM in object-file format, and Texas Instruments will generate the appropriate process mask to program the ROM. For details, see Appendix B, *Submitting ROM Codes to TI*.

A small portion of the ROM (128 or 64 words) is reserved by Texas Instruments for test purposes. These reserved locations are at addresses 0x3F80 or 3FC0 through 0x3FFF. This leaves about 16K words available for your code.

Figure 2-3. 'C24x ROM Memory Map



2.3.5 External Memory Interface Module

In addition to full, on-chip memory support, some of the 'C24x devices provide access to external memory by way of the *External Memory Interface Module*. This interface provides 16 external address lines, 16 external data lines, and relevant control signals to select data, program, and I/O spaces. An on-chip wait-state generator allows interfacing with slower off-chip memory and peripherals.

2.4 Central Processing Unit

The 'C24x is based on TI's 'C2xx CPU. It contains:

- A 32-bit central arithmetic logic unit (CALU)
- A 32-bit accumulator
- Input and output data-scaling shifters for the CALU
- □ A 16-bit × 16-bit multiplier
- A product-scaling shifter
- Data-address generation logic, which includes eight auxiliary registers and an auxiliary register arithmetic unit (ARAU)
- Program-address generation logic

2.4.1 Central Arithmetic Logic Unit (CALU) and Accumulator

The 'C24x performs 2s-complement arithmetic using the 32-bit CALU. The CALU uses 16-bit words taken from data memory, derived from an immediate instruction, or from the 32-bit multiplier result. In addition to arithmetic operations, the CALU can perform Boolean operations.

The accumulator stores the output from the CALU; it can also provide a second input to the CALU. The accumulator is 32 bits wide and is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Assembly language instructions are provided for storing the high- and low-order accumulator words to data memory.

2.4.2 Scaling Shifters

The 'C24x has three 32-bit shifters that allow for scaling, bit extraction, extended arithmetic, and overflow-prevention operations:

- □ **Input data-scaling shifter (input shifter).** This shifter left-shifts 16-bit input data by 0 to 16 bits to align the data to the 32-bit input of the CALU.
- Output data-scaling shifter (output shifter). This shifter left-shift output from the accumulator by 0 to 7 bits before the output is stored to data memory. The content of the accumulator remains unchanged.
- Product-scaling shifter (product shifter). The product register (PREG) receives the output of the multiplier. The product shifter shifts the output of the PREG before that output is sent to the input of the CALU. The product shifter has four product shift modes (no shift, left shift by one bit, left shift by four bits, and right shift by six bits), which are useful for performing multiply/accumulate operations, performing fractional arithmetic, or justifying fractional products.

2.4.3 Multiplier

The on-chip multiplier performs 16-bit \times 16-bit 2s-complement multiplication with a 32-bit result. In conjunction with the multiplier, the 'C24x uses the 16-bit temporary register (TREG) and the 32-bit product register (PREG); TREG always supplies one of the values to be multiplied, and PREG receives the result of each multiplication.

Using the multiplier, TREG, and PREG, the 'C24x efficiently performs fundamental DSP operations such as convolution, correlation, and filtering. The effective execution time of each multiplication instruction can be as short as one CPU cycle.

2.4.4 Auxiliary Register Arithmetic Unit (ARAU) and Auxiliary Registers

The ARAU generates data memory addresses when an instruction uses indirect addressing (see Chapter 6, *Addressing Modes*) to access data memory. The ARAU is supported by eight auxiliary registers (AR0 through AR7), each of which can be loaded with a 16-bit value from data memory or directly from an instruction word. Each auxiliary register value can also be stored in data memory. The auxiliary registers are referenced by a 3-bit auxiliary register pointer (ARP) embedded in status register ST0.

2.5 Program Control

Several hardware and software mechanisms provide program control:

- Program control logic decodes instructions, manages the 4-level pipeline, stores the status of operations, and decodes conditional operations. Hardware elements included in the program control logic are the program counter, the status registers, the stack, and the address-generation logic.
- Software mechanisms used for program control include branches, calls, conditional instructions, a repeat instruction, reset, interrupts, and power-down modes.

Table 2–1 shows where you can find detailed information about these program control features.

Table 2–1. Where to Find Information About Program Control Features

For information about	See
Address-generation logic	Chapter 5, Program Control
Address-generation data memory	Chapter 6, Addressing Modes
Branches, calls, and returns	Chapter 5, Program Control
Conditional operations	Chapter 5, Program Control
Interrupts	Chapter 5, Program Control
Pipeline	Chapter 5, Program Control
Program counter	Chapter 5, Program Control
Repeat instruction	Chapter 5, Program Control
Reset	Chapter 5, Program Control
Stack	Chapter 5, Program Control
Status registers	Chapter 4, Central Processing Unit

2.6 Serial-Scan Emulation

The 'C24x has seven pins dedicated to the serial scan emulation port (JTAG port). This port allows for non-intrusive emulation of 'C24x devices, and is supported by Texas Instruments emulation tools and by many third party debugger tools. For documentation on these emulation and debugger tools, see *Related Documentation From Texas Instruments* in the preface section of this book, and *Design Considerations for Using XDS510 Emulator* in Appendix C.

Chapter 3

Memory and I/O Spaces

The 'C24x has a 16-bit address line that accesses four individually selectable spaces (224K words total):

- A 64K-word program space
- A 64K-word local data space
- □ A 32K-word global data space
- A 64K-word I/O space

This chapter describes these four spaces and shows memory maps for program, data, and I/O spaces. It also describes available 'C24x memory configuration options.

Topic

Page

3.1	Overview of Memory and I/O Spaces 3-2
3.2	Program Memory 3-4
3.3	Data Memory 3-6
3.4	Global Data Memory 3-9
3.5	I/O Space

3.1 Overview of Memory and I/O Spaces

The 'C24x design is based on an enhanced Harvard architecture. The 'C24x has multiple memory spaces accessible on three parallel buses: a program address bus (PAB), a data-read address bus (DRAB), and a data-write address bus (DWAB). Each of the three buses access different memory spaces for different phases of the device's operation. Because the bus operations are independent, it is possible to access both the program and data spaces simultaneously. Within a given machine cycle, the CALU can execute as many as three concurrent memory operations.

The 'C24x address map is organized into four individually selectable spaces:

- □ **Program memory** (64K words) contains the instructions to be executed, as well as data used during program execution.
- **Data memory** (64K words) holds data used by the instructions.
- Global data memory (32K words) shares data with other devices or serves as additional data space.
- □ **Input/output (I/O) space** (64K words) interfaces to external peripherals and may contain on-chip registers.

These spaces provide a total address space of 224K words. The 'C24x includes on-chip memory to aid in system performance and integration, and numerous addresses that can be used for external memory and I/O devices.

The advantages of operating from on-chip memory are:

- ☐ Higher performance than external memory (because the wait states required for slower external memories are avoided)
- Lower cost than external memory
- Lower power consumption than external memory

The advantage of operating from external memory is the ability to access a larger address space.

The memory maps shown in Figure 3–1 are generic for all 'C24x devices; however, each device has its own set of memory maps. 'C24x devices are available with different combinations of on-chip memory and peripherals. You should refer to the appropriate data sheet for details about a specific device.





On-chip FLASH memory, (16K or 8K) if MP/MC = 0 external program memory, if MP/MC = 1

- [†] When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For example, a write to FE00h will have the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved when CNF = 1.
- [‡] When CNF = 0, addresses 0100h–01FFh and 0200h–02FFh are mapped to the same physical block (B0) in data-memory space. For example, a write to 0100h will have the same effect as a write to 0200h. For simplicity, addresses 0100h–01FFh are referred to as reserved.
- § Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as reserved.
3.2 Program Memory

The program-memory space is where the application program code resides; it can also hold table information and immediate operands. The programmemory space addresses up to 64K 16-bit words. On the 'C24x device, these words include on-chip DARAM and on-chip ROM/flash EEPROM. When the 'C24x generates an address outside the set of addresses configured to onchip program memory, the device automatically generates an external access, asserting the appropriate control signals (if an external memory interface is present). Figure 3–2 shows the 'C24x program memory map.

Figure 3–2. Program Memory Map for 'C24x



Note: Flash/ROM memory includes the address range 0000h–003Fh.

3.2.1 Program Memory Configuration

Depending on which types of memory are included in a particular 'C24x device, two factors contribute to the configuration of program memory:

- **CNF bit.** The CNF bit (bit 12) of status register ST1 determines whether the addresses for DARAM B0 are available for program space:
 - **CNF = 0.** There is no addressable on-chip program DARAM.
 - **CNF = 1.** The 256 words of DARAM B0 are configured for program use. At reset, any words of program/data DARAM are mapped into local data space (CNF = 0).
- □ MP/MC pin. The level on the MP/MC pin determines whether program instructions are read from on-chip ROM or flash EEPROM (if available) after reset:
 - MP/MC = 0. The device is configured as a microcomputer. The onchip ROM/flash EEPROM is accessible. The device fetches the reset vector from on-chip memory.
 - MP/MC = 1. The device is configured as a microprocessor. The device fetches the reset vector from external memory.

Regardless of the value of MP/MC, the 'C24x fetches its reset vector at location 0000h of program memory.

3.3 Data Memory

Data-memory space addresses up to 64K 16-bit words. Each 'C24x device has three on-chip DARAM blocks: B0, B1, and B2. Block B0 is configurable as either data memory or program memory. Blocks B1 and B2 are available for data memory only.

Data memory can be addressed with either of two addressing modes: directaddressing or indirect-addressing. Addressing modes are described in detail in Chapter 6.

When direct addressing is used, data memory is addressed in blocks of 128 words called data pages. The entire 64K of data memory consists of 512 data pages labeled 0 through 511. The current data page is determined by the value in the 9-bit data page pointer (DP) in status register ST0. Each of the 128 words on the current page is referenced by a 7-bit offset, which is taken from the instruction that is using direct addressing. Therefore, when an instruction uses direct addressing, you must specify both the data page (with a preceding instruction) and the offset (in the instruction that accesses data memory).

Figure 3–3. Pages of Data Memory

DP Value	Offset	Data Memory
0000 0000 0	000 0000	
÷	÷	Page 0: 0000h–007Fh
0000 0000 0	111 1111	
0000 0000 1	000 0000	
:	÷	Page 1: 0080h–00FFh
0000 0000 1	111 1111	
0000 0001 0	000,0000	
:	:	Page 2: 0100h–017Fh
0000 0001 0	111 1111	
•		
•		
1111 1111 1	000 0000	
:	:	Page 511: FF80h–FFFFh
1111 1111 1	111 1111	

3.3.1 Data Page 0 Address Map

The data memory also includes the device's memory-mapped registers (MMR), which reside at the top of data page 0 (addresses 0000h–007Fh). Note the following:

The three registers that can be accessed with zero wait states are:

- Interrupt mask register (IMR)
- Global memory allocation register (GREG)
- Interrupt flag register (IFR)
- The test/emulation reserved area is used by the test and emulation systems for special information transfers.

Do Not Write to Test/Emulation Addresses

Writing to the test/emulation addresses can cause the device to change its operating mode and, therefore, affect the operation of an application.

The scratch-pad RAM block (B2) includes 32 words of DARAM that provide for variable storage without fragmenting the larger RAM blocks, whether internal or external. This RAM block supports dual-access operations and can be addressed via any data-memory addressing mode.

Table 3–1 shows the address map of data page 0.

Table 3–1. Data Page 0 Address Map

Address	Name	Description
0000h-0003h	-	Reserved
0004h	IMR	Interrupt mask register
0005h	GREG	Global memory allocation register
0006h	IFR	Interrupt flag register
0023h-0027h	-	Reserved
002Bh-002Fh	_	Reserved for test/emulation
0060h-007Fh	B2	Scratch-pad RAM (DARAM B2)

3.3.2 Data Memory Configuration

The following contributes to the configuration of data memory:

- CNF bit. The CNF bit (bit 12) of status register ST1 determines whether the on-chip DARAM B0 is mapped into local data space or into program space.
 - **CNF = 1.** DARAM B0 is used for program space.
 - **CNF = 0.** B0 is used for data space.

At reset, B0 is mapped into local data space (CNF = 0).

3.4 Global Data Memory

Addresses in the upper 32K words (8000h–FFFFh) of local data memory can be used for global data memory. The global memory allocation register (GREG) determines the size of the global data-memory space, which is between 256 and 32K words. The GREG is connected to the eight LSBs of the internal data bus and is memory-mapped to data-memory location 0005h. Table 3–2 shows the allowable GREG values and shows the corresponding address range set aside for global data memory. Any remaining addresses within 8000h–FFFFh are available for local data memory.

Note:

Choose only the GREG values listed in Table 3–2. Other values lead to fragmented memory maps.

Table 3–2. Global Data Memory Configurations

GREG	Value	Local Me	mory	Global Memory				
High Byte	Low Byte	Range	Words	Range	Words			
XXXX XXXX	0000 0000	0000h-FFFFh	65 536	-	0			
XXXX XXXX	1000 0000	0000h–7FFFh	32 768	8000h-FFFFh	32 768			
XXXX XXXX	1100 0000	0000h-BFFFh	49 152	C000h-FFFFh	16 384			
XXXX XXXX	1110 0000	0000h-DFFFh	57 344	E000h-FFFFh	8 192			
XXXX XXXX	1111 0000	0000h-EFFFh	61 440	F000h-FFFFh	4 096			
XXXX XXXX	1111 1000	0000h-F7FFh	63 488	F800h-FFFFh	2 048			
XXXX XXXX	1111 1100	0000h-FBFFh	64 512	FC00h-FFFFh	1 024			
XXXX XXXX	1111 1110	0000h-FDFFh	65 024	FE00h-FFFFh	512			
XXXX XXXX	1111 1111	0000h-FEFFh	65 280	FF00h-FFFFh	256			

Note: X = Don't care

When a program accesses any data address, the 'C24x drives the \overline{DS} signal low. If that address is within the range defined by the GREG as a global address, \overline{BR} signal is also asserted. Because \overline{BR} differentiates local and global accesses, the addresses configured by the GREG value are an additional data space. The external data-address range is extended by the selected amount of global space (up to 32K words).

Global memory is available only on devices with an external memory interface. In other devices, this space and the GREG register are reserved. As an example of configuring global memory, suppose you want to designate 8K data-memory addresses as global addresses. To do this, you write the 8-bit value 11100000 to the GREG (see Figure 3–4). This designates addresses E000h–FFFFh of data memory as global data addresses (see Figure 3–5).





Figure 3–5. Global and Local Data Memory for GREG = 11100000



3.5 I/O Space

The I/O space memory addresses up to 64K 16-bit words. Figure 3–6 shows the I/O-space address map for the 'C24x.

Figure 3–6. I/O-Space Address Map for 'C24x



The I/O space is useful for mapping external peripherals and flash control registers. This I/O space is a generic space available for the 'C24x core. Depending on the specific device within the 'C24x family, the I/O space is partially available or disabled. You should refer to the specific data sheet for exact details.

External I/O space is available only in '24x devices that have an external memory interface; otherwise, this space is reserved.

Chapter 4

Central Processing Unit

This chapter describes the 'C24x central processing unit (CPU) and its operations. Because of its parallel architectural design, the 'C24x CPU can perform high-speed arithmetic operations within one instruction cycle.

Three fundamental sections of the CPU are presented (see Figure 4–1) along with a description of the auxiliary register arithmetic unit (ARAU), which performs arithmetic operations independently of the central arithmetic logic section. The chapter concludes with a description of status registers ST0 and ST1. These registers contain bits for determining processor modes, addressing pointer values, and indicating various processor conditions and arithmetic logic results.

Topi	c Page
4.1	Input Scaling Section 4-3
4.2	Multiplication Section 4-5
4.3	Central Arithmetic Logic Section 4-8
4.4	Auxiliary Register Arithmetic Unit (ARAU) 4-12
4.5	Status Registers ST0 and ST1 4-15
4.6	External Memory Interface Operation 4-18

Figure 4–1. Block Diagram of the Input Scaling, Central Arithmetic Logic, and Multiplication Sections of the CPU



4.1 Input Scaling Section

A 32-bit input data-scaling shifter (input shifter) aligns the 16-bit value from memory to the 32-bit central arithmetic logic unit (CALU). This data alignment is necessary for data-scaling arithmetic, as well as aligning masks for logical operations. The input shifter operates as part of the data path between program or data space and the CALU; and therefore, requires no cycle overhead. Described below are the input, output, and shift count of the input shifter. Figure 4–2, *Block Diagram of the Input Scaling Section*, can be used as a reference throughout the discussion.

Figure 4–2. Block Diagram of the Input Scaling Section



Input. Bits 15 through 0 of the input shifter accept a 16-bit input from either of two sources (see Figure 4–2):

- □ *The data read bus (DRDB).* This input is a value from a data memory location referenced in an instruction operand.
- The program read bus (PRDB). This input is a constant value given as an instruction operand.

Output. After a value has been accepted into bits 15 through 0, the input shifter aligns the16-bit value to the 32-bit bus of the CALU as shown in Figure 4–2. The shifter shifts the value left 0 to 16 bits and then sends the 32-bit result to the CALU.

During the left shift, unused LSBs in the shifter are filled with 0s, and unused MSBs in the shifter are either filled with 0s or sign extended, depending on the value of the sign-extension mode bit (SXM) of status register ST1.

Shift count. The shifter can left shift a 16-bit value by 0 to 16 bits. The size of the shift (or the shift count) is obtained from one of two sources:

- A constant embedded in the instruction word. Putting the shift count in the instruction word allows you to use specific data-scaling or alignment operations customized for your program code.
- □ The four LSBs of the temporary register (TREG). The TREG-based shift allows the data-scaling factor to be determined dynamically so that it can be adapted to the system's performance.

Sign-extension mode bit. For many (but not all) instructions, the sign-extension mode bit (SXM), bit 10 of status register ST1, determines whether the CALU uses sign extension during its calculations. If SXM = 0, sign extension is suppressed. If SXM = 1, the output of the input shifter is sign extended. Figure 4–3 shows an example of an input value shifted left by eight bits for SXM = 0. The MSBs of the value passed to the CALU are zero filled. Figure 4–4 shows the same shift but with SXM = 1. The value is sign extended during the shift.





Figure 4–4. Operation of the Input Shifter for SXM = 1



4.2 Multiplication Section

The 'C24x uses a 16-bit \times 16-bit hardware multiplier that can produce a signed or unsigned 32-bit product in a single machine cycle. As shown in Figure 4–5, the multiplication section consists of:

- The 16-bit temporary register (TREG), which holds one of the multiplicands
- The multiplier, which multiplies the TREG value by a second value from data memory or program memory
- The 32-bit product register (PREG), which receives the result of the multiplication
- The product shifter, which scales the PREG value before passing it to the CALU

Figure 4–5. Block Diagram of the Multiplication Section



4.2.1 Multiplier

The 16-bit \times 16-bit hardware multiplier can produce a signed or unsigned 32-bit product in a single machine cycle. The two numbers being multiplied are treated as 2s-complement numbers, except during unsigned multiplication (MPYU instruction). Descriptions of the inputs to, and output of, the multiplier follow.

Inputs. The multiplier accepts two 16-bit inputs:

- One input is always from the 16-bit temporary register (TREG). The TREG is loaded before the multiplication with a data-value from the data read bus (DRDB).
- The other input is one of the following:
 - A data-memory value from the data read bus (DRDB)
 - A program memory value from the program read bus (PRDB)

Output. After the two 16-bit inputs are multiplied, the 32-bit result is stored in the product register (PREG). The output of the PREG is connected to the 32-bit product-scaling shifter. Through this shifter, the product is transferred from the PREG to the CALU or to data memory (by the SPH and SPL instructions).

4.2.2 Product-Scaling Shifter

The product-scaling shifter (product shifter) facilitates scaling of the product register (PREG) value. The shifter has a 32-bit input connected to the output of the PREG and a 32-bit output connected to the input of the CALU.

Input. The shifter has a 32-bit input connected to the output of the PREG.

Output. After the shifter completes the shift, all 32 bits of the result can be passed to the CALU, or 16 bits of the result can be stored to data memory.

Shift Modes. This shifter uses one of four product shift modes, summarized in Table 4–1. As shown in the table, these modes are determined by the product shift mode (PM) bits of status register ST1. In the first shift mode (PM = 00), the shifter does not shift the product at all before giving it to the CALU or to data memory. The next two modes cause left shifts (of one or four), which are useful for implementing fractional arithmetic or justifying products. The right-shift mode shifts the product by six bits, enabling the execution of up to 128 consecutive multiply-and-accumulate operations without causing the accumulator to overflow. Note that the content of the PREG remains unchanged; the value is copied to the product shifter and shifted there.

Note:

The right shift in the product shifter is always sign extended, regardless of the value of the sign-extension mode bit (SXM) of status register ST1.

РМ	Shift	Comments [†]
00	No shift	Product sent to CALU or data write bus (DWEB) with no shift
01	Left 1	Removes the extra sign bit generated in a 2s-complement multiply to produce a Q31 product
10c	Left 4	Removes the extra four sign bits generated in a 16-bit \times 13-bit 2s-complement multiply to produce a Q31 product when multiplying by a 13-bit constant
11	Right 6	Scales the product to allow up to 128 product accumulations without overflowing the accumulator. The right shift is always sign extended, regardless of the value of the sign-extension mode bit (SXM) of status register ST1.

Table 4–1. Product Shift Modes for the Product-Scaling Shifter

[†] A Q31 number is a binary fraction in which there are 31 digits to the right of the binary point (the base 2 equivalent of the base 10 decimal point).

4.3 Central Arithmetic Logic Section

The main components of the central arithmetic logic section shown in Figure 4–6 are:

- □ The central arithmetic logic unit (CALU), which implements a wide range of arithmetic and logic functions
- The 32-bit accumulator (ACC), which receives the output of the CALU and is capable of performing bit shifts on its contents with the help of the carry bit (C). Figure 4–6 shows the accumulator's high word (ACCH) and low word (ACCL).
- ☐ The output shifter, which can shift a copy of either the high word or low word of the accumulator before sending it to data memory for storage

Figure 4–6. Block Diagram of the Central Arithmetic Logic Section



4.3.1 Central Arithmetic Logic Unit (CALU)

The CALU implements a wide range of arithmetic and logic functions, most of which execute in a single clock cycle. These functions can be grouped into four categories:

- 16-bit addition
- 16-bit subtraction
- Boolean logic operations
- Bit testing, shifting, and rotating

Because the CALU can perform Boolean operations, you can perform bit manipulation. For bit shifting and rotating, the CALU uses the accumulator. The CALU is referred to as central because there is an independent arithmetic unit, the auxiliary register arithmetic unit (ARAU), which is described in Section 4.4. A description of the inputs, the output, and an associated status bit of the CALU follows.

Inputs. The CALU has two inputs (see Figure 4–6):

- One input is always provided by the 32-bit accumulator.
- □ The other input is provided by one of the following:
 - The product-scaling shifter (see section 4.2.2)
 - The input data-scaling shifter (see Section 4.1)

Output. Once the CALU performs an operation, it transfers the result to the 32-bit accumulator, which is capable of performing bit shifts of its contents. The output of the accumulator is connected to the 32-bit output data-scaling shifter. Through the output shifter, the accumulator's upper and lower 16-bit words can be individually shifted and stored to data memory.

Sign-extension mode bit. For many but not all instructions, the sign-extension mode bit (SXM), bit 10 of status register ST1, determines whether the CALU uses sign extension during its calculations. If SXM = 0, sign extension is suppressed. If SXM = 1, sign extension is enabled.

4.3.2 Accumulator

Once the CALU performs an operation, it transfers the result to the 32-bit accumulator, which can then perform single-bit shifts or rotations on its contents. Each of the accumulator's upper and lower 16-bit words can be passed to the output data-scaling shifter, where it can be shifted and then stored in data memory. The following describes the status bits and branch instructions associated with the accumulator. Status bits. Four status bits are associated with the accumulator:

- Carry bit (C). C (bit 9 of status register ST1) is affected during:
 - Additions to and subtractions from the accumulator:
 - C = 0 When the result of a subtraction generates a borrow

When the result of an addition does not generate a carry (Exception: When the ADD instruction is used with a shift of 16 and no carry is generated, the ADD instruction has no effect on C.)

C = 1 When the result of an addition generates a carry

When the result of a subtraction does not generate a borrow (Exception: When the SUB instruction is used with a shift of 16 and no borrow is generated, the SUB instruction has no effect on C.)

- Single-bit shifts and rotations of the accumulator value. During a left shift or rotation, the MSB of the accumulator is passed to C; during a right shift or rotation, the LSB is passed to C.
- Overflow mode bit (OVM). OVM (bit 11 of status register ST0) determines how the accumulator reflects arithmetic overflows. When the processor is in overflow mode (OVM = 1) and an overflow occurs, the accumulator is filled with one of two specific values:
 - If the overflow is in the positive direction, the accumulator is filled with its most positive value (7FFF FFFFh).
 - If the overflow is in the negative direction, the accumulator is filled with its most negative value (8000 0000h).
- Overflow flag bit (OV). OV is bit 12 of status register ST0. When no accumulator overflow is detected, OV is latched at 0. When overflow (positive or negative) occurs, OV is set to 1 and latched.
- Test/control flag bit (TC). TC (bit 11 of status register ST1) is set to 0 or 1 depending on the value of a tested bit. In the case of the NORM instruction, if the exclusive-OR of the two MSBs of the accumulator is true, TC is set to 1.

A number of branch instructions are implemented, based on the status of bits C, OV, and TC, and on the value in the accumulator (as compared to 0). For more information about these instructions, see Section 5.4, *Conditional Branches, Calls, and Returns*, on page 5-10.

4.3.3 Output Data-Scaling Shifter

The output data-scaling shifter (output shifter) has a 32-bit input connected to the 32-bit output of the accumulator and a 16-bit output connected to the data bus. The shifter copies all 32 bits of the accumulator and then performs a left shift on its content; it can be shifted from zero to seven bits, as specified in the corresponding store instruction. The upper word (SACH instruction) or lower word (SACL instruction) of the shifter is then stored to data memory. The content of the accumulator remains unchanged.

When the output shifter performs the shift, the MSBs are lost and the LSBs are zero filled. Figure 4–7 shows an example in which the accumulator value is shifted left by four bits and the shifted high word is stored to data memory. Figure 4–8 shows the same accumulator value shifted left by six bits and the shifted low word stored.

Figure 4–7. Shifting and Storing the High Word of the Accumulator



Figure 4–8. Shifting and Storing the Low Word of the Accumulator



4.4 Auxiliary Register Arithmetic Unit (ARAU)

The CPU also contains the ARAU, an arithmetic unit independent of the CALU. The main function of the ARAU is to perform arithmetic operations on eight auxiliary registers (AR7 through AR0) in parallel with operations occurring in the CALU. Figure 4–9 shows the ARAU and related logic.

Figure 4–9. ARAU and Related Logic





The eight auxiliary registers (AR7–AR0) provide flexible and powerful indirect addressing. Any location in the 64K data memory space can be accessed using a 16-bit address contained in an auxiliary register. For details of indirect addressing, see Section 6.3 on page 6-9.

To select a specific auxiliary register, load the 3-bit auxiliary register pointer (ARP) of status register ST0 with a value from 0 through 7. The ARP can be loaded as a primary operation by the MAR instruction (which only performs modifications to the auxiliary registers and the ARP), or by the LST instruction (which can load a data-memory value to ST0 by way of the data read bus, DRDB). The ARP can be loaded as a secondary operation by any instruction that supports indirect addressing.

The register pointed to by the ARP is referred to as the *current auxiliary register* or *current AR*. During the processing of an instruction, the content of the current auxiliary register is used as the address where the data-memory access will take place. The ARAU passes this address to the data-read address bus (DRAB) if the instruction requires a read from data memory; or, it passes the address to the data-write address bus (DWAB) if the instruction requires a write to data memory. After the instruction uses the data value, the contents of the current auxiliary register can be incremented or decremented by the ARAU, which implements unsigned 16-bit arithmetic.

4.4.1 ARAU Functions

The ARAU performs the following operations:

- Increments or decrements an auxiliary register value by 1 or by an index amount (by way of any instruction that supports indirect addressing)
- Adds a constant value to an auxiliary register value (ADRK instruction) or subtracts a constant value from an auxiliary register value (SBRK instruction). The constant is an 8-bit value taken from the eight LSBs of the instruction word.
- Compares the content of AR0 with the content of the current AR and puts the result in the test/control flag bit (TC) of status register ST1 (CMPR instruction). The result is passed to TC by way of the data write bus (DWEB).

Normally, the ARAU performs its arithmetic operations in the decode phase of the pipeline (when the instruction specifying the operations is being decoded). This allows the address to be generated before the decode phase of the next instruction. There is an exception to this rule: During processing of the NORM instruction, the auxiliary register and/or ARP modification is done during the execute phase of the pipeline. For information on the operation of the pipeline, see Section 5.2 on page 5-7.

4.4.2 Auxiliary Register Functions

In addition to using the auxiliary registers to reference data-memory addresses, you can use them for other purposes. For example, you can:

- ❑ Use the auxiliary registers to support conditional branches, calls, and returns by using the CMPR instruction. This instruction compares the content of AR0 with the content of the current AR and puts the result in the test/control flag bit (TC) of status register ST1.
- □ Use the auxiliary registers for temporary storage by using the LAR instruction to load values into the registers and the SAR instruction to store AR values to data memory
- □ Use the auxiliary registers as software counters, incrementing or decrementing them as necessary

4.5 Status Registers ST0 and ST1

The 'C24x has two status registers, ST0 and ST1, which contain status and control bits. These registers can be stored to, and loaded from, data memory. This allows the status of the machine to be saved and restored for subroutines.

The LST (load status register) instruction writes to ST0 and ST1, and the SST (store status register) instruction reads from ST0 and ST1 (with the exception of the INTM bit, which is not affected by the LST instruction). Many of the individual bits of these registers can be set and cleared using the SETC and CLRC instructions. For example, the sign-extension mode is set with SETC SXM and cleared with CLRC SXM.

Figure 4–10 and Figure 4–11 show the organization of status registers ST0 and ST1, respectively. Several bits in the status registers are reserved; they are always read as logic 1s. The other bits are described in alphabetical order in Table 4–2.

Figure 4–10. Status Register ST0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ARP		OV	OVM	1†	INTM					DP				
1		R/W-x		R/W-0	R/W-x		R/W-1					R/W–×	(

Note: R = Read access; W = Write access; value following dash (-) is value after reset (x means value not affected by reset).
† This reserved bit is always read as 1. Writes have no effect on it.

Figure 4–11. Status Register ST1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ARB		CNF	тс	SXM	С	1†	1†	1†	1†	XF	1†	1Ť	PI	M
1		R/W-x		R/W-0	R/W-x	R/W-1	R/W-1					R/W-1			R/W-	-00

Note: R = Read access; W = Write access; value following dash (-) is value after reset (x means value not affected by reset).

[†] These reserved bits are always read as 1s. Writes have no effect on them.

Name	Description					
ARB	Auxiliary register pointer buffer. Whenever the auxiliary register pointer (ARP) is loaded, the previous ARP value is copied to the ARB, except during an LST (load status register) instruction. When the ARB is loaded by an LST instruction, the same value is also copied to the ARP.					
ARP	Auxiliary register pointer. This 3-bit field selects which auxiliary register (AR) to use in indirect addressing. When the ARP is loaded, the previous ARP value is copied to the ARB register, except during an LST (load status register) instruction. The ARP may be modified by memory-reference instructions using indirect addressing, and by the MAR (modify auxiliary register) and LST instructions. When the ARB is loaded by an LST instruction, the same value is also copied to the ARP. For more details on the use of ARP in indirect addressing, see Section 6.3, <i>Indirect Addressing Mode</i> , on page 6-9.					
С	Carry bit. This bit is set to 1 if the result of an addition generates a carry, or cleared to 0 if the result of a subtraction generates a borrow. Otherwise, it is cleared after an addition or set after a subtraction, except if the instruction is ADD or SUB with a 16-bit shift. In these cases, ADD can only set and SUB only clear the carry bit, but cannot affect it otherwise. The single-bit shift and rotate instructions also affect this bit, as well as the SETC, CLRC, and LST instructions. The conditional branch, call, and return instructions can execute, based on the status of C. C is set to 1 on reset.					
CNF	On-chip DARAM configuration bit. This bit determines whether reconfigurable dual-access RAM blocks are mapped to data space or to program space. The CNF bit may be modified by the SETC CNF, CLRC CNF, and LST instructions. Reset clears the CNF bit to 0. For more information about CNF and the dual-access RAM blocks, see Chapter 3, <i>Memory and I/O Spaces</i> .					
	CNF = 0 Reconfigurable dual-access RAM blocks are mapped to data space.					
	CNF = 1 Reconfigurable dual-access RAM blocks are mapped to program space.					
DP	Data page pointer. When an instruction uses direct addressing, the 9-bit DP field is concatenated with the seven LSBs of the instruction word to form a full 16-bit data-memory address. For more details, see Section 6.2, <i>Direct Addressing Mode</i> , on page 6-4. The LST and LDP (load DP) instructions can modify the DP field.					
INTM	Interrupt mode bit. This bit enables or disables all maskable interrupts. INTM is set and cleared by the SETC INTM and CLRC INTM instructions, respectively. INTM has no effect on the non-maskable interrupts $\overline{\text{RS}}$ and $\overline{\text{NMI}}$ or on interrupts initiated by software. INTM is unaffected by the LST (load status register) instruction. INTM is set to 1 when an interrupt trap is taken (except in the case of the TRAP instruction) and at reset.					
	INTM = 0 All unmasked interrupts are enabled.					
	INTM = 1 All maskable interrupts are disabled.					
OV	Overflow flag bit. This bit holds a latched value that indicates whether overflow has occurred in the CALU. OV is set to 1 when an overflow occurs in the CALU. Once an overflow occurs, the OV bit remains set until it is cleared by a reset, a conditional branch on overflow (OV) or no overflow (NOV), or an LST instruction.					

Table 4–2. Bit Fields of Status Registers ST0 and ST1

Name	Description	<u>ו</u>					
OVM	Overflow mode bit. OVM determines how overflows in the CALU are handled. The SETC and CLRC instructions set and clear this bit, respectively. An LST instruction can also be used to modify OVM.						
	OVM = 0	Results overflow normally in the accumulator.					
	OVM = 1	The accumulator is set to either its most positive or negative value upon encounter- ing an overflow. (See subsection 4.3.2, <i>Accumulator</i> , on page 4-9.)					
РМ	CALU or to copied to th	ift mode. PM determines the amount that the PREG value is shifted on its way to the data memory. Note that the content of the PREG remains unchanged; the value is the product shifter and shifted there. PM is loaded by the SPM and LST instructions. Is are cleared by reset.					
	PM = 00	The multiplier's 32-bit product is passed to the CALU or to data memory with no shift.					
	PM = 01	The output of the PREG is left shifted one place (with the LSBs zero filled) before being passed to the CALU or to data memory.					
	PM = 10	The output of the PREG is left shifted four bits (with the LSBs zero filled) before being passed to the CALU or to data memory.					
	PM = 11	This mode produces a right shift of six bits, sign extended.					
SXM	Sign-extension mode bit. SXM does not affect the basic operation of certain instructions. For example, the ADDS instruction suppresses sign extension regardless of SXM. This bit is set by the SETC SXM instruction, cleared by the CLRC SXM instruction, and may be loaded by the LST instruction. SXM is set to 1 by reset.						
	SXM = 0	This mode suppresses sign extension.					
	SXM = 1	In this mode, data values that are shifted in the input shifter are sign extended before they are passed to the CALU.					
тс	tion tested b function of t conditional l	bl flag bit. The TC bit is set to 1 if a bit tested by BIT or BITT is a 1, if a compare condi- by CMPR exists between the current auxiliary register and AR0, or if the exclusive-OR the two MSBs of the accumulator is true when tested by a NORM instruction. The branch, call, and return instructions can execute, based on the condition of the TC bit. is affected by the BIT, BITT, CMPR, LST, and NORM instructions.					
XF	pin. XF is se	us bit. This bit determines the state of the XF pin, which is a general-purpose output et by the SETC XF instruction and cleared by the CLRC XF instruction. XF can also with an LST instruction. XF is set to 1 by reset.					

Table 4–2. Bit Fields of Status Registers ST0 and ST1 (Continued)

4.6 External Memory Interface Operation

Some of the '24x DSP controller devices have an external memory interface. This section explains the behavior of the '24x external memory timings based on the PS, DS, IS, BR, STRB, RD, LR, and R/W signals.

All bus cycles comprise integral numbers of CLKOUT cycles. One CLKOUT cycle is defined to be from one falling edge of CLKOUT to the next falling edge of CLKOUT. For full-speed, 0-wait-state operation, reads require one cycle. A write immediately preceded by a read or immediately followed by a read requires three cycles. (Refer to Figure 4–12 on page 4-18, Figure 4–13 on page 4-20, and Figure 4–14 on page 4-20 for read and write timing cycles.) These timing models explain CPU and external memory signal behavior during back-to-back write, without wait state, and with one wait state. External READY timings in 'C24x devices can be satisfied only if internal wait state is at least one. Refer to the respective datasheet for specific timing values.

Figure 4–12. External Interface Operation for Read-Read-Write (Zero Wait States)



For read cycles, \overline{STRB} goes low and ADDRESS becomes valid with the falling edge of CLKOUT. For 0-wait-state read cycles, the \overline{RD}^{\dagger} signal goes low with the rising edge of CLKOUT and then goes high at the next falling edge of CLKOUT. For 1-wait-state (multicycle) read cycles, the \overline{RD} stays low but goes high with the falling edge of CLKOUT before the next cycle, even if the cycles are contiguous. Read data is sampled at the rising edge of \overline{RD} . [†] In some devices (F240), the external \overline{RD} is replaced with an inverted R/W signal. The R/W signal goes high at least one-half cycle of CLKOUT before any read cycle; for contiguous read cycles, $\overline{\text{STRB}}$ stays low. At the end of a read cycle or sequence of reads, $\overline{\text{STRB}}$ and $\overline{\text{RD}}$ go high on the falling edge of CLKOUT.

Write cycles always have at least one inactive (pad) cycle of CLKOUT before and after the actual write operation, including contiguous writes. This allows a smooth transition between the write and any adjacent bus operations or other writes. For this pad cycle, STRB and WE are always high. The R/W signal always changes state on the rising edge of CLKOUT during the pad cycle before and after a write or series of writes. This prevents bus contention during a transition between read and write operations. Note that for a series of writes, R/W stays low.

Timing of valid addresses for writes differs, depending on what activities occur before and after the write. Between writes, and for the first and last write in a series, ADDRESS becomes valid on the rising edge of CLKOUT. If a read immediately follows a write or series of writes, ADDRESS becomes valid for that read cycle one half-cycle of CLKOUT early — that is, on the rising edge, rather than on the falling edge, of CLKOUT. This is an exception to the usual read cycle address timing.

For the actual write operation, STRB and WE both go low on the falling edge of CLKOUT and stay low until the next falling edge of CLKOUT (for 0-wait-state write cycles). For 1-wait-state (multicycle) writes, STRB and WE remain low but go high again on the falling edge of CLKOUT at the beginning of the pad cycle. *Write data* is driven approximately at the falling edge of STRB and WE and is held for approximately one half-cycle of CLKOUT after STRB and WE go high (refer to the TMS320C24x data sheet for actual timing specifications).

Transitions on the external parallel interface control outputs (CLKOUT, \overline{STRB} , \overline{WE} , and \overline{RD}) are all initiated by the same internal clocks. Since these signals also use the same output buffer circuitry, they all switch within close tolerances of each other, as specified in the TMS320C24x data sheet.

Transitions on the address bus and other related outputs (\overline{IS} , \overline{PS} , \overline{DS} , R/W, and \overline{BR}) are initiated by the same internal signals that cause transitions on the control outputs; however, the internal device logic that generates these outputs is different from the circuitry used for the control outputs. Therefore, transitions on the address bus and related outputs typically occur later than control-line transitions.



Figure 4–13. External Interface Operation for Write-Write-Read (Zero Wait States)

Figure 4–14. External Interface Operation for Read-Write (One Wait State)



Chapter 5

Program Control

This chapter discusses the processes and features involved in controlling the flow of a program on the 'C24x.

Program control involves controlling the order in which one or more blocks of instructions are executed. Normally, the flow of a program is sequential; the 'C24x executes instructions at consecutive program-memory addresses. At times, a program must branch to a nonsequential address and then execute instructions sequentially at that new location. For this purpose, the 'C24x supports branches, calls, returns, repeats, and interrupts.

Topic

Page

5.1	Program-Address Generation 5-2
5.2	Pipeline Operation 5-7
5.3	Branches, Calls, and Returns 5-8
5.4	Conditional Branches, Calls, and Returns 5-10
5.5	Repeating a Single Instruction
5.6	Interrupts 5-15
5.7	CPU Interrupt Registers 5-17

5.1 Program-Address Generation

Program flow requires the processor to generate the next program address (sequential or nonsequential) while executing the current instruction. Program-address generation is illustrated in Figure 5–1 and summarized in Table 5–1.





Operation	Program-Address Source
Sequential operation	PC (contains program address +1)
Dummy cycle	PAR (contains program address)
Return from subroutine	Top of the stack (TOS)
Return from table move or block move	Microstack (MSTACK)
Branch or call to address specified in instruction	Branch or call instruction by way of the program read bus (PRDB)
Branch or call to address specified in lower half of the accumulator	Low accumulator by way of the data read bus (DRDB)
Branch to interrupt service routine	Interrupt vector location by way of the program read bus (PRDB)

The 'C24x program-address generation logic uses the following hardware:

- Program counter (PC). The 'C24x has a 16-bit program counter (PC) that addresses internal and external program memory when fetching instructions.
- Program address register (PAR). The PAR drives the program address bus (PAB). The PAB is a 16-bit bus that provides program addresses for both reads and writes.
- □ Stack. The program-address generation logic includes a 16-bit-wide, 8level hardware stack for storing up to eight return addresses. In addition, you can use the stack for temporary storage.
- Microstack (MSTACK). Occasionally, the program-address generation logic uses the 16-bit-wide, 1-level MSTACK to store one return address.
- Repeat counter (RPTC). The 16-bit RPTC is used with the repeat (RPT) instruction to determine how many times the instruction following RPT is repeated.

5.1.1 Program Counter (PC)

The program-address generation logic uses the 16-bit program counter (PC) to address internal and external program memory. The PC holds the address of the next instruction to be executed. Through the program address bus (PAB), an instruction is fetched from that address in program memory and loaded into the instruction register. When the instruction register is loaded, the PC holds the next address.

The 'C24x can load the PC in a number of ways, to accommodate sequential and nonsequential program flow. Table 5–2 shows what is loaded to the PC according to the code operation performed.

Table 5–2. Address Loading to the Program Counter

Code Operation	Address Loaded to the PC
Sequential execution	The PC is loaded with PC + 1 if the current instruction has one word or PC + 2 if the current instruction has two words.
Branch	The PC is loaded with the long immediate value directly fol- lowing the branch instruction.
Subroutine call and return	For a call, the address of the next instruction is pushed from the PC onto the stack, and then the PC is loaded with the long immediate value directly following the call instruction. A return instruction pops the return address back into the PC to return to the calling sequence of code.
Software or hardware interrupt	The PC is loaded with the address of the appropriate inter- rupt vector location. At this location is a branch instruction that loads the PC with the address of the corresponding in- terrupt service routine.
Computed GOTO	The content of the lower 16 bits of the accumulator is loaded into the PC. Computed GOTO operations can be performed using the BACC (branch to address in accumulator) or CALA (call subroutine at location specified by the accumula- tor) instructions.

5.1.2 Stack

The 'C24x has a 16-bit-wide, 8-level-deep hardware stack. The program-address generation logic uses the stack for storing return addresses when a subroutine call or interrupt occurs. When an instruction forces the CPU into a subroutine or an interrupt forces the CPU into an interrupt service routine, the return address is loaded to the top of the stack automatically, without the need for additional cycles. When the subroutine or interrupt service routine is complete, a return instruction transfers the return address from the top of the stack to the program counter.

When the eight levels are not used for return addresses, the stack may be used for saving context data during a subroutine or interrupt service routine or for other storage purposes.

You can access the stack with two sets of instructions:

- PUSH and POP. The PUSH instruction copies the 16 LSBs of the accumulator to the top of the stack. The POP instruction copies the value on the top of the stack to the 16 LSBs of the accumulator.
- PSHD and POPD. These instructions allow you to build a stack in data memory for the nesting of subroutines or interrupts beyond eight levels. The PSHD instruction pushes a data-memory value onto the top of the stack. The POPD instruction pops a value from the top of the stack to data memory.

Whenever a value is pushed onto the top of the stack (by an instruction or by the address-generation logic), the content of each level is pushed down one level, and the bottom (eighth) location of the stack is lost. Therefore, data is lost (stack overflow occurs) if more than eight successive pushes occur before a pop. Figure 5–2 shows a push operation.



Figure 5–2. A Push Operation

Pop operations are the reverse of push operations. A pop operation copies the value at each level to the next higher level. Any pop after seven sequential pops yields the value that was originally at the bottom of the stack because, by then, the bottom value has been copied upward to all of the stack levels. Figure 5–3 shows a pop operation.

Figure 5–3. A Pop Operation

	Before Instruction		After Instruction
Accumulator or memory location	82h	Accumulator or memory location	45h
	45h		16h
	16h		7h
Stack	7h	Stack	33h
	33h		42h
	42h		56h
	56h		37h
	37h		61h
	61h		61h

5.1.3 Microstack (MSTACK)

The program-address generation logic uses the 16-bit-wide, 1-level-deep MSTACK to store a return address before executing certain instructions. These instructions use the program-address generation logic to provide a second address in a 2-operand instruction. These instructions are: BLDD, BLPD, MAC, MACD, TBLR, and TBLW. When repeated, these instructions use the PC to increment the first operand address and can use the auxiliary register arithmetic unit (ARAU) to generate the second operand address. When these instructions are used, the return address (the address of the next instruction to be fetched) is pushed onto the MSTACK. Upon completion of the repeated instruction, the MSTACK value is popped back into the program-address generation logic.

The MSTACK operations are not visible to you. Unlike the stack, the MSTACK can be used only by the program-address generation logic; there are no instructions that allow you to use the MSTACK for storage.

5.2 Pipeline Operation

Instruction pipelining consists of a sequence of bus operations that occur during the execution of an instruction. The 'C24x pipeline has four independent stages: instruction-fetch, instruction-decode, operand-fetch, and instructionexecute. Because the four stages are independent, these operations can overlap. During any given cycle, one to four different instructions can be active, each at a different stage of completion. Figure 5–4 shows the operation of the 4-level-deep pipeline for single-word, single-cycle instructions executing with no wait states.

The pipeline is essentially invisible to you, except in the following cases:

- A single-word, single-cycle instruction immediately following a modification of the global-memory allocation register (GREG) uses the previous global map.
- The NORM instruction modifies the auxiliary register pointer (ARP) and uses the current auxiliary register (the one pointed to by the ARP) during the execute phase of the pipeline. If the next two instruction words change the values in the current auxiliary register or the ARP, they will do so during the instruction decode phase of the pipeline (before the execution of NORM). This would cause NORM to use the wrong auxiliary register value and the following instructions to use the wrong ARP value.

Figure 5–4.	Four-Level	Pipeline	Operation

CLKOUT1_					-
Fetch	✓ N →	N + 1	N + 2	N + 3	
Decode	N – 1	Ν	N + 1	N + 2	
Operand	N – 2	N – 1	N	N + 1	
Execute	N – 3	N – 2	N – 1	N	

The CPU is implemented using 2-phase static logic. The 2-phase operation of the 'C24x CPU consists of a master phase in which all commutation logic is executed, and a slave phase in which results are latched. Therefore, sequential operations require sequential master cycles. Although sequential operations require a deeper pipeline, 2-phase operation provides more time for the computational logic to execute. This allows the 'C24x to run at faster clock rates, despite having a deeper pipeline that imposes a penalty on branches and subroutine calls.

5.3 Branches, Calls, and Returns

Branches, calls, and returns break the sequential flow of instructions by transferring control to another location in program memory. A *branch* only transfers control to the new location. A *call* also saves the return address (the address of the instruction following the call) to the top of the hardware stack. Every called subroutine or interrupt service routine is concluded with a *return* instruction, which pops the return address off the stack and back into the program counter (PC).

The 'C24x has two types of branches, calls, and returns:

- □ Unconditional. An unconditional branch, call, or return is always executed. The unconditional branch, call, and return instructions are described in sections 5.3.1, 5.3.2, and 5.3.3, respectively.
- □ Conditional. A conditional branch, call, or return is executed only if certain specified conditions are met. The conditional branch, call, and return instructions are described in detail in Section 5.4, *Conditional Branches, Calls, and Returns*, on page 5-10.

5.3.1 Unconditional Branches

When an unconditional branch is encountered, it is always executed. During the execution, the PC is loaded with the specified program-memory address and program execution begins at that address. The address loaded into the PC may come from either the second word of the branch instruction or the lower sixteen bits of the accumulator.

By the time the branch instruction reaches the execute phase of the pipeline, the next two instruction words have already been fetched. These two instruction words are flushed from the pipeline so that they are not executed, and then execution continues at the branched-to address. The unconditional branch instructions are B (branch) and BACC (branch to location specified by accumulator).

5.3.2 Unconditional Calls

When an unconditional call is encountered, it is always executed. When the call is executed, the PC is loaded with the specified program-memory address and program execution begins at that address. The address loaded into the PC may come from either the second word of the call instruction or the lower 16 bits of the accumulator. Before the PC is loaded, the return address is saved in the stack. After the subroutine or function is executed, a return instruction loads the PC with the return address from the stack, and execution resumes at the instruction following the call.
By the time the unconditional call instruction reaches the execute phase of the pipeline, the next two instruction words have already been fetched. These two instruction words are flushed from the pipeline with the following results:

- They are not executed.
- The return address is stored to the stack.
- Execution continues at the beginning of the called function.

The unconditional call instructions are CALL and CALA (call subroutine at location specified by accumulator).

5.3.3 Unconditional Returns

When an unconditional return (RET) instruction is encountered, it is always executed. When the return is executed, the PC is loaded with the value at the top of the stack, and execution resumes at that address.

By the time the unconditional return instruction reaches the execute phase of the pipeline, the next two instruction words have already been fetched. The two instruction words are flushed from the pipeline with the following results:

- They are not executed.
- The return address is taken from the stack.
- Execution continues in the calling function.

5.4 Conditional Branches, Calls, and Returns

The 'C24x provides branch, call, and return instructions that execute only if one or more conditions are met. You specify the conditions as operands of the conditional instruction. Table 5–3 lists the conditions that you can use with these instructions and their corresponding operand symbols.

Table 5–3. Conditions for Conditional Calls and Returns

Operand Symbol	Condition	Description
EQ	ACC = 0	Accumulator equal to 0
NEQ	ACC \neq 0	Accumulator not equal to 0
LT	ACC < 0	Accumulator less than 0
LEQ	ACC ≤ 0	Accumulator less than or equal to 0
GT	ACC > 0	Accumulator greater than 0
GEQ	$ACC \ge 0$	Accumulator greater than or equal to 0
С	C = 1	Carry bit set to 1
NC	C = 0	Carry bit cleared to 0
OV	OV = 1	Accumulator overflow detected
NOV	OV = 0	No accumulator overflow detected
BIO	BIO low	BIO pin is low
тс	TC = 1	Test/control flag set to 1
NTC	TC = 0	Test/control flag cleared to 0

5.4.1 Using Multiple Conditions

Multiple conditions can be listed as operands of the conditional instructions. If multiple conditions are listed, all conditions must be met for the instruction to execute. Note that only certain combinations of conditions are meaningful. See Table 5–4 on page 5-11. For each combination, the conditions must be selected from Group 1 and Group 2 as follows:

Group 1. You can select up to two conditions. Each of these conditions must be from a different category (A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time, but you cannot test GT and NEQ at the same time.

Group 2. You can select up to three conditions. Each of these conditions must be from a different category (A, B, or C); you cannot have two conditions from the same category. For example, you can test TC, C, and BIO at the same time, but you cannot test C and NC at the same time.

Table 5–4. Groupings of Conditions

Grou	up 1	Group 2						
Category A	Category B	Category A	Category B	Category C				
EQ	OV	тс	С	BIO				
NEQ	NOV	NTC	NC					
LT								
LEQ								
GT								
GEQ								

5.4.2 Stabilization of Conditions

A conditional instruction must be able to test the most recent values of the status bits. Therefore, the conditions cannot be considered stable until the fourth, or execution stage of the pipeline, one cycle after the previous instruction has been executed. The pipeline controller stops the decoding of any instructions following the conditional instruction until the conditions are stable.

5.4.3 Conditional Branches

A branch instruction transfers program control to any location in program memory. Conditional branch instructions are executed only when one or more user-specified conditions are met (see Table 5–3 on page 5-10). If all the conditions are met, the PC is loaded with the second word of the branch instruction, which contains the address to branch to, and execution continues at this address.

By the time the conditions have been tested, the two instruction words following the conditional branch instruction have already been fetched in the pipeline. If all the conditions are met, these two instruction words are flushed from the pipeline so that they are not executed, and then execution continues at the branched-to address. If the conditions are *not* met, the two instruction words are executed instead of the branch. Because conditional branches use conditions determined by the execution of the previous instructions, a conditional branch takes one more cycle than an unconditional one. The conditional branch instructions are BCND (branch conditionally) and BANZ (branch if currently selected auxiliary register is not equal to 0). The BANZ instruction is useful for implementing loops.

5.4.4 Conditional Calls

The conditional call (CC) instruction is executed only when the specified condition or conditions are met (see Table 5–3 on page 5-10). This allows your program to choose among multiple subroutines based on the data being processed. If all the conditions are met, the PC is loaded with the second word of the call instruction, which contains the starting address of the subroutine. Before branching to the subroutine, the processor stores the address of the instruction following the call instruction (the return address) to the stack. The function must end with a return instruction, which takes the return address off the stack and forces the processor to resume execution of the calling program.

By the time the conditions of the conditional call instruction have been tested, the two instruction words following the call instruction have already been fetched in the pipeline. If all the conditions are met, these two instruction words are flushed from the pipeline so that they are not executed, and then execution continues at the beginning of the called function. If the conditions are *not* met, the two instructions are executed instead of the call. Because there is a wait cycle for conditions to become stable, the conditional call takes one more cycle than the unconditional one.

5.4.5 Conditional Returns

Returns are used in conjunction with calls and interrupts. A call or interrupt stores a return address to the stack and then transfers program control to a new location in program memory. The called subroutine or the interrupt service routine concludes with a return instruction, which pops the return address off the top of the stack and into the program counter (PC).

The conditional return instruction (RETC) is executed only when one or more conditions are met (see Table 5–3 on page 5-10). By using the RETC instruction, you can give a subroutine or interrupt service routine more than one possible return path. The path chosen then depends on the data being processed. In addition, you can use a conditional return to avoid conditionally branching to/around the return instruction at the end of the subroutine or interrupt service routine.

If all the conditions are met for execution of the RETC instruction, the processor loads the return address from the stack to the PC and resumes execution of the calling or interrupted program.

RETC, like RET, is a single-word instruction. However, because of the potential PC discontinuity, it operates with the same effective execution time as the conditional branch (BCND) and the conditional call (CC). By the time the conditions of the conditional return instruction have been tested, the two instruction words following the return instruction have already been fetched in the pipeline. If all the conditions are met, these two instruction words are flushed from the pipeline so that they are not executed, and then execution of the calling program continues. If the conditions are *not* met, the two instructions are executed instead of the return. Because there is a wait cycle for conditions to become stable, the conditional return takes one more cycle than the unconditional one.

5.5 Repeating a Single Instruction

The 'C24x repeat instruction (RPT) allows the execution of a single instruction N + 1 times, where N is specified as an operand of the RPT instruction. When RPT is executed, the repeat counter (RPTC) is loaded with N. RPTC is then decremented every time the repeated instruction is executed, until RPTC equals 0. RPTC can be used as a 16-bit counter when the count value is read from a data-memory location; if the count value is specified as a constant operand, it is in an 8-bit counter.

The repeat feature is useful with instructions such as NORM (normalize contents of accumulator), MACD (multiply and accumulate with data move), and SUBC (conditional subtract). When instructions are repeated, the address and data buses for program memory are free to fetch a second operand in parallel with the address and data buses for data memory. This allows instructions such as MACD and BLPD to effectively execute in a single cycle when repeated.

5.6 Interrupts

The 'C24x DSP supports both hardware and software interrupts. The hardware interrupts INT1 – INT6, along with NMI, TRAP, and RS, provide a flexible interrupt scheme. The software interrupts offer flexibility to access interrupt vectors using software instructions. Table 5–5, '*C24x Interrupt Locations and Priorities*, on page 5-15 shows the vectors supported by the DSP core. Since most of the 'C24x DSPs come with multiple peripherals, the core interrupts (INT1–IN6) are expanded using additional system or peripheral interrupt logic. Although the core interrupts are the same, the peripheral interrupt structure varies slightly among 'C240 and 'C24x class of DSP controllers. For details on how these core interrupts are multiplexed to meet peripheral interrupt requirements, refer to *TMS320F/C240 DSP Controllers, Peripheral Library and Specific Devices,* (literature number SPRU161), and *TMS320F241,C242,F243 DSP Controllers, System, and Peripherals*, (literature number SPRU276).

The maskable core interrupt structure is supported by two registers, IFR and IMR. The core interrupt logic has a global interrupt enable bit in the ST register. Details of these registers are presented in the tables and sections that follow.

K †	Vector Location	Name	Priority	Function
0	0h	RS	1 (highest)	Hardware reset (nonmaskable)
1	2h	INT1	4	Maskable interrupt level #1 [‡]
2	4h	INT2	5	Maskable interrupt level #2 [‡]
3	6h	INT3	6	Maskable interrupt level #3 [‡]
4	8h	INT4	7	Maskable interrupt level #4 [‡]
5	Ah	INT5	8	Maskable interrupt level #5 [‡]
6	Ch	INT6	9	Maskable interrupt level #6 [‡]
7	Eh		10	Reserved
8	10h	INT8	-	User-defined software interrupt

Table 5–5. 'C24x Interrupt Locations and Priorities

[†] The K value is the operand used in an INTR instruction that branches to the corresponding interrupt vector location.

[‡]Maskable interrupts are customized for each 'C24x DSP device with additional interrupt expansion logic.

K †	Vector Location	Name	Priority	Function
9	12h	INT9	_	User-defined software interrupt
10	14h	INT10	-	User-defined software interrupt
11	16h	INT11	_	User-defined software interrupt
12	18h	INT12	-	User-defined software interrupt
13	1Ah	INT13	_	User-defined software interrupt
14	1Ch	INT14	-	User-defined software interrupt
15	1Eh	INT15	-	User-defined software interrupt
16	20h	INT16	-	User-defined software interrupt
17	22h	TRAP	_	TRAP instruction vector
18	24h	NMI	3	Nonmaskable interrupt
19	26h		2	Reserved
20	28h	INT20	-	User-defined software interrup
21	2Ah	INT21	_	User-defined software interrup
22	2Ch	INT22	-	User-defined software interrup
23	2Eh	INT23	_	User-defined software interrup
24	30h	INT24	-	User-defined software interrup
25	32h	INT25	_	User-defined software interrup
26	34h	INT26	-	User-defined software interrup
27	36h	INT27	_	User-defined software interrup
28	38h	INT28	-	User-defined software interrup
29	3Ah	INT29	_	User-defined software interrup
30	3Ch	INT30	-	User-defined software interrup
31	3Eh	INT31	_	User-defined software interrup

Table 5–5. 'C24x Interrupt Locations and Priorities (Continued)

[†] The K value is the operand used in an INTR instruction that branches to the corresponding interrupt vector location.

5.7 CPU Interrupt Registers

There are two CPU registers for controlling interrupts:

- The interrupt flag register (IFR) contains flag bits that indicate when maskable interrupt requests have reached the CPU on levels INT1 through INT6.
- The interrupt mask register (IMR) contains mask bits that enable or disable each of the interrupt levels (INT1 through INT6).

5.7.1 Interrupt Flag Register (IFR)

The interrupt flag register (IFR), a 16-bit, memory-mapped register at address 0006h in data-memory space, is used to identify and clear pending interrupts. The IFR contains flag bits for all the maskable interrupts.

When a maskable interrupt is requested, the flag bit in the corresponding control register is set to 1. If the mask bit in that same control register is also 1, the interrupt request is sent to the CPU, setting the corresponding flag in the IFR. This indicates that the interrupt is pending, or waiting for, acknowledgement.

You can read the IFR to identify pending interrupts and write to the IFR to clear pending interrupts. To clear a single interrupt, write a 1 to the corresponding IFR bit. All pending interrupts can be cleared by writing the current contents of the IFR back into the IFR. A device reset clears all IFR bits.

The following events also clear an IFR flag:

- The CPU acknowledges the interrupt.
- The 'C24x is reset.

Notes:

- 1) To clear an IFR bit, you must write a 1 to it, not a 0.
- 2) When a maskable interrupt is acknowledged, *only* the IFR bit is cleared automatically. The flag bit in the corresponding control register is *not* cleared. If an application requires that the control register flag be cleared, the bit must be cleared by software.
- 3) When an interrupt is requested by an INTR instruction and the corresponding IFR bit is set, the CPU does not clear the bit automatically. If an application requires that the IFR bit be cleared, the bit must be cleared by software.

The IFR is shown in Figure 5–5; descriptions of the bits follow the figure.

Figure 5–5. Interrupt Flag Register (IFR) — Address 0006h

15–6	5	4	3	2	1	0
Reserved	INT6	INT5	INT4	INT3	INT2	INT1
0	R/W–x	R/W1C-x	R/W1C-x	R/W1C-x	R/W1C-x	R/W1C-x

Note: 0 = Always read as zeros, R = Read access, W1C = Write 1 to this bit to clear it, -n = Value after reset, x = Value unchanged by reset

- Bits 15–6 Reserved. These bits are always read as 0s.
- **Bit 5 INT6.** Interrupt 6 flag. This bit is the flag for interrupts connected to interrupt level INT6.
 - 0 = No INT6 interrupt is pending.
 - 1 = At least one INT6 interrupt is pending. Write a 1 to this bit to clear it to 0 and clear the interrupt request.
- **Bit 4 INT5.** Interrupt 5 flag. This bit is the flag for interrupts connected to interrupt level INT5.
 - 0 = No INT5 interrupt is pending.
 - 1 = At least one INT5 interrupt is pending. Write a 1 to this bit to clear it to 0 and clear the interrupt request.
- **Bit 3 INT4.** Interrupt 4 flag. This bit is the flag for interrupts connected to interrupt level INT4.
 - 0 = No INT4 interrupt is pending.
 - 1 = At least one INT4 interrupt is pending. Write a 1 to this bit to clear it to 0 and clear the interrupt request.
- **Bit 2 INT3.** Interrupt 3 flag. This bit is the flag for interrupts connected to interrupt level INT3.
 - 0 = No INT3 interrupt is pending.
 - 1 = At least one INT3 interrupt is pending. Write a 1 to this bit to clear it to 0 and clear the interrupt request.
- **Bit 1 INT2.** Interrupt 2 flag. This bit is the flag for interrupts connected to interrupt level INT2.
 - 0 = No INT2 interrupt is pending.
 - 1 = At least one INT2 interrupt is pending. Write a 1 to this bit to clear it to 0 and clear the interrupt request.

- **Bit 0 INT1.** Interrupt 1 flag. This bit is the flag for interrupts connected to interrupt level INT1.
 - 0 = No INT1 interrupt is pending.
 - 1 = At least one INT1 interrupt is pending. Write a 1 to this bit to clear it to 0 and clear the interrupt request.

5.7.2 Interrupt Mask Register (IMR)

The IMR is a 16-bit, memory-mapped register located at address 0004h in data memory space. The IMR contains mask bits for all the maskable interrupt levels (INT1–INT6). Neither NMI nor $\overline{\text{RS}}$ is included in the IMR; thus, IMR has no effect on these interrupts.

You can read the IMR to identify masked or unmasked interrupt levels, and you can write to the IMR to mask or unmask interrupt levels. To unmask an interrupt level, set its corresponding IMR bit to 1. To mask an interrupt level, set its corresponding IMR bit to 0. When an interrupt is masked, it is not acknowledged, regardless of the value of the INTM bit. When an interrupt is unmasked, it is acknowledged if the corresponding IFR bit is 1 and the INTM bit is 0. At reset, the IMR bits are all set to 0, masking all the maskable interrupts.

The IMR is shown in Figure 5–6, *Interrupt Mask Register (IMR)* on page 5-20. Bit descriptions follow the figure.

	15–6	5	4	3	2	1	0				
	Reserved	INT6	INT5	INT4	INT3	INT2	INT1				
	0	R/W–x	R/W–x	R/W–x	R/W–x	R/W–x	R/W–x				
Note:	0 = Always read as	zeros, R = Read a	access, W = Wr	rite access, -n =	Value after rese	t, x = value unc	hanged by reset				
	Bits 15-6	Reserved. T	hese bits are	e always read	as Os.						
	Bit 5	INT6. Interrupt 6 mask. This bit masks or unmasks interrupt level INT6.									
		0 =Level IN 1 =Level IN									
	Bit 4	INT5. Interrupt 5 mask. This bit masks or unmasks interrupt level INT5.									
		0 =Level INT5 is masked. 1 =Level INT5 is unmasked.									
	Bit 3	INT4. Interru	pt 4 mask. T	his bit masks	or unmasks	interrupt leve	el INT4.				
		0 =Level IN 1 =Level IN									
	Bit 2	INT3. Interru	pt 3 mask. T	his bit masks	or unmasks	interrupt leve	el INT3.				
		0 =Level IN 1 =Level IN									
	Bit 1	INT2. Interru	pt 2 mask. T	his bit masks	or unmasks	interrupt leve	el INT2.				
		0 =Level IN 1 =Level IN									
	Bit 0	INT1. Interru	pt 1 mask. T	his bit masks	or unmasks	interrupt leve	el INT1.				
		0 =Level IN 1 =Level IN									

Figure 5–6. Interrupt Mask Register (IMR) — Address 0004h

Chapter 6

Addressing Modes

This chapter explains the three basic memory addressing modes used by the 'C24x instruction set. The three modes are:

- Immediate addressing mode
- Direct addressing mode
- Indirect addressing mode

In the immediate addressing mode, a constant to be manipulated by the instruction is supplied directly as an operand of that instruction. The 'C24x supports two types of immediate addressing, long and short, described in section 6.1, *Immediate Addressing Mode*, on page 6-2.

When you need to access data memory, you can use the direct or indirect addressing mode. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data-memory page pointer (DP) to form a 16-bit data memory address. Indirect addressing accesses data memory through one of eight 16-bit auxiliary registers.

Topi	c Page	e
6.1	Immediate Addressing Mode 6-2	2
6.2	Direct Addressing Mode 6-4	ŀ
6.3	Indirect Addressing Mode 6-9)

6.1 Immediate Addressing Mode

In the immediate addressing mode, the instruction word contains a constant to be manipulated by the instruction. The two types of immediate addressing modes are:

- Short-immediate addressing. Instructions that use short-immediate addressing have an 8-bit, 9-bit, or 13-bit constant as an operand. Short-immediate instructions require a single instruction word, with the constant embedded in that word.
- ❑ Long-immediate addressing. Instructions that use long-immediate addressing have a 16-bit constant as an operand and require two instruction words. The constant is sent as the second instruction word. This 16-bit value can be used as an absolute constant or as a 2s-complement value.

In Example 6–1, the immediate operand is contained as a part of the RPT instruction word. For this RPT instruction, the instruction register will be loaded with the value shown in Figure 6–1. Immediate operands are preceded by the symbol #.

Example 6–1. RPT Instruction Using Short-Immediate Addressing

RPT #99 ;Execute the instruction that follows RPT ;100 times.

Figure 6–1. Instruction Register Contents for Example 6–1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	0	1	1	0	1	1	0	0	0	1	1

RPT opcode for immediate addressing 8-bit constant = 99

In Example 6–2, the immediate operand is contained in the second instruction word. The instruction register receives, consecutively, the two 16-bit values shown in Figure 6–2.

Example 6–2. ADD Instruction Using Long-Immediate Addressing

ADD #16384,2 ;Shift the value 16384 left by two bits ;and add the result to the accumulator.

Figure 6–2. Two Words Loaded Consecutively to the Instruction Register in Example 6–2

First	instr	uctio	on wo	ord:											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	1	1	0	0	1	0	0	1	0
ADD opcode for long-immediate addressing shift = 2 Second instruction word:															
Sect	mu n	เรเเน	Clion	wor	u.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

16-bit constant = 16 384 = 4000h

6.2 Direct Addressing Mode

In the direct addressing mode, data memory is addressed in blocks of 128 words called data pages. The entire 64K of data memory consists of 512 data pages labeled 0 through 511, as shown in Figure 6–3. The current data page is determined by the value in the 9-bit data page pointer (DP) in status register ST0. For example, if the DP value is 0 0000 0000₂, the current data page is 0. If the DP value is 0 0000 0010₂, the current data page is 2.

Figure 6–3. Pages of Data Memory

DP Value	Offset	Data Memory
0000 0000 0	000 0000	
		Page 0: 0000h–007Fh
0000 0000 0	111 1111	C .
0000 0000 1	000 0000	
	:	Page 1: 0080h–00FFh
0000 0000 1	111 1111	_
0000 0001 0	000 0000	
:	:	Page 2: 0100h–017Fh
0000 0001 0	111 1111	
		-
	•	
	•	
1111 1111 1	000 0000	
		Page 511: FF80h–FFFFh
1111 1111 1	111 1111	

In addition to the data page, the processor must know the particular word being referenced on that page. This is determined by a 7-bit offset (see Figure 6–3). The offset is supplied by the seven least significant bits (LSBs) of the IR register shown in Figure 6–4, *Instruction Register (IR) Contents in Direct Addressing Mode* instruction register, on page 6-5, which holds the opcode for the next instruction to be executed. In direct addressing mode, the contents of the instruction register has the format.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			8 N	/ISBs				0			7 L	SBs			
 8 MSBs Bits 15 through 8 indicate the instruction type (for example, ADD) and also contain any information regarding a shift of the data value to be accessed by the instruction. 															
0	Direct/indirect indicator. Bit 7 contains a 0 to define the a dressing mode as direct.									ad-					
7 LS	SBs		Bits 6 through 0 indicate the offset for the data dress referenced by the instruction.									data-	mem	ory a	ad-

Figure 6–4. Instruction Register (IR) Contents in Direct Addressing Mode

To form a complete 16-bit address, the processor concatenates the DP value and the seven LSBs of the instruction register, as shown in Figure 6–5. The DP supplies the nine most significant bits (MSBs) of the address (the page number), and the seven LSBs of the instruction register supply the seven LSBs of the address (the offset). For example, to access data address 003Fh, you specify data page 0 (DP = 0000 0000 0) and an offset of 011 1111. Concatenating the DP and the offset produces the 16-bit address 0000 0000 0011 1111, which is 003Fh or decimal 63.

Figure 6–5. Generation of Data Addresses in Direct Addressing Mode



Initialize the DP in All Programs

It is critical that all programs initialize the DP. The DP is not initialized by reset and is undefined after power up. The 'C24x development tools use default values for many parameters, including the DP. However, programs that do not explicitly initialize the DP can execute improperly, depending on whether they are executed on a 'C24x device or with a development tool.

6.2.1 Using Direct Addressing Mode

When you use direct addressing mode, the processor uses the DP to find the data page and uses the seven LSBs of the instruction register to find a particular address on that page. Always do the following:

 Set the data page. Load the appropriate value (from 0 to 511) into the DP. The DP register can be loaded by the LDP instruction or by any instruction that can load a value to ST0. The LDP instruction loads the DP directly without affecting the other bits of ST0, and it clearly indicates the value loaded into the DP. For example, to set the current data page to 32 (addresses 1000h–107Fh), you can use:

LDP #32 ;Initialize data page pointer

2) **Specify the offset.** Supply the 7-bit offset as an operand of the instruction. For example, if you want the ADD instruction to use the value at the second address of the current data page, you would write:

```
ADD 1h;Add to accumulator the value in the current ;data page, offset of 1.
```

You do not have to set the data page prior to every instruction that uses direct addressing. If all the instructions in a block of code access the same data page, you can simply load the DP at the front of the block. However, if various data pages are being accessed throughout the block of code, be sure the DP is changed whenever a new data page should be accessed.

6.2.2 Examples of Direct Addressing

In Example 6–3, the first instruction loads the DP with 0 0000 0100_2 to set the current data page to 4. The ADD instruction then references a data memory address that is generated as shown following the program code. Before the ADD instruction is executed, the opcode is loaded into the instruction register. Together, the DP and the seven LSBs of the instruction register form the complete 16-bit address, 0000 0010 0000 1001_2 (0209h).





In Example 6–4, the ADD instruction references a data memory address that is generated as shown following the program code. For any instruction that performs a shift of 16, the shift value is not embedded directly in the instruction word; instead, all eight MSBs contain an opcode that not only indicates the instruction type, but also a shift of 16. The eight MSBs of the instruction word indicate an ADD with a shift of 16.

Example 6–4. Using Direct Addressing with ADD (Shift of 16)



In Example 6–5, the ADDC instruction references a data memory address that is generated as shown following the program code. You should note that if an instruction does not perform shifts (such as the ADDC instruction), all eight MSBs of the instruction contain the opcode for the instruction type.





6.3 Indirect Addressing Mode

Eight auxiliary registers (AR0–AR7) provide flexible and powerful indirect addressing. Any location in the 64K data memory space can be accessed using a 16-bit address contained in an auxiliary register.

6.3.1 Current Auxiliary Register

To select a specific auxiliary register, load the 3-bit auxiliary register pointer (ARP) of status register ST0 with a value from 0 to 7. The ARP can be loaded as a primary operation by the MAR instruction or by the LST instruction. The ARP can be loaded as a secondary operation by any instruction that supports indirect addressing.

The register pointed to by the ARP is referred to as the *current auxiliary register* or *current AR*. During the processing of an instruction, the content of the current auxiliary register is used as the address at which the data-memory access occurs. The ARAU passes this address to the data-read address bus (DRAB) if the instruction requires a read from data memory, or it passes the address to the data-write address bus (DWAB) if the instruction requires a write to data memory. After the instruction uses the data value, the contents of the current auxiliary register can be incremented or decremented by the ARAU, which implements unsigned 16-bit arithmetic.

Normally, the ARAU performs its arithmetic operations in the decode phase of the pipeline (when the instruction specifying the operations is being decoded). This allows the address to be generated before the decode phase of the next instruction. There is an exception to this rule: during processing of the NORM instruction, the auxiliary register and/or ARP modification is done during the execute phase of the pipeline. For information on the pipeline operation, see Chapter 5, Section 5.2, *Pipeline Operation*, on page 5-7.

6.3.2 Indirect Addressing Options

The 'C24x provides four types of indirect addressing options:

- □ No increment or decrement. The instruction uses the content of the current auxiliary register as the data memory address but neither increments nor decrements the content of the current auxiliary register.
- Increment or decrement by 1. The instruction uses the content of the current auxiliary register as the data memory address and then increments or decrements the content of the current auxiliary register by one.
- Increment or decrement by an index amount. The value in AR0 is the index amount. The instruction uses the content of the current auxiliary register as the data memory address and then increments or decrements the content of the current auxiliary register by the index amount.

Increment or decrement by an index amount using reverse carry. The value in AR0 is the index amount. After the instruction uses the content of the current auxiliary register as the data-memory address, that content is incremented or decremented by the index amount. The addition and sub-traction process is accomplished with the carry propagation reversed for fast Fourier transforms (FFTs).

These four option types provide the seven indirect addressing options listed in Table 6–1. The table also shows the instruction operand that corresponds to each indirect addressing option and gives an example of how each option is used.

Operand	Option	Example
*	No increment or decrement	LT * loads the temporary register (TREG) with the content of the data memory address referenced by the current AR.
*+	Increment by 1	LT *+ loads the temporary register (TREG) with the content of the data memory address referenced by the current AR and then adds 1 to the content of the current AR.
*	Decrement by 1	LT *– loads the temporary register (TREG) with the content of the data memory address referenced by the current AR and then subtracts 1 from the content of the current AR.
*0+	Increment by index amount	LT * 0+ loads the temporary register (TREG) with the content of the data memory address referenced by the current AR and then adds the content of AR0 to the content of the current AR.
*0–	Decrement by index amount	LT *0 – loads the temporary register (TREG) with the content of the data memory address referenced by the current AR and then subtracts the content of AR0 from the content of the current AR.
*BR0+	Increment by index amount, adding with reverse carry	LT * BR0+ loads the temporary register (TREG) with the con- tent of the data memory address referenced by the current AR and then adds the content of AR0 to the content of the current AR, adding with reverse carry propagation.
*BR0	Decrement by index amount, subtracting with reverse carry	LT *BR0– loads the temporary register (TREG) with the con- tent of the data memory address referenced by the current AR and then subtracts the content of AR0 from the content of the current AR, subtracting with bit reverse carry propagation.

Table 6–1. Indirect Addressing Operands

All increments or decrements are performed by the auxiliary register arithmetic unit (ARAU) in the same cycle during which the instruction is being decoded in the pipeline.

The bit-reversed indexed addressing allows efficient I/O operations by resequencing the data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when the address is selected, and ARO is added to or subtracted from the current auxiliary register. A typical use of this addressing mode requires that AR0 be set initially to a value corresponding to half of the array's size, and further, that the current AR value be set to the base address of the data (the first data point).

6.3.3 Next Auxiliary Register

In addition to updating the current auxiliary register, a number of instructions can also specify the *next auxiliary register* or *next AR*. This register will be the current auxiliary register when the instruction execution is complete. The instructions that allow you to specify the next auxiliary register load the ARP with a new value. When the ARP is loaded with that value, the previous ARP value is loaded into the auxiliary register pointer buffer (ARB).

Example 6–6 illustrates the selection of a next auxiliary register and other indirect addressing features.

Example 6–6. Selecting a New Current Auxiliary Register

MAR*,AR1	;Load the ARP with 1 to make AR1 the ;current auxiliary register.
LT *+,AR2	;AR2 is the next auxiliary register. ;Load the TREG with the content of the ;address referenced by AR1, add one to
MPY *	;the content of AR1, then make AR2 the ;current auxiliary register. ;Multiply TREG by content of address
	;referenced by AR2.

6.3.4 Indirect Addressing Opcode Format

Figure 6–6 shows the format of the instruction word loaded into the instruction register when you use indirect addressing. The opcode fields are described following Figure 6–6.

Figure 6–6.	Instruction Register Content in Indirect Addressing
-------------	---

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			8	MSB	S			1		ARU		Ν		NAR	
8 M	SBs			Bits 15 through 8 indicate the instruction type (for example, LT) and also contain any information regarding data shifts.											
1 Direct/indirect indicator. Bit 7 contains a 1 to dressing mode as indirect.							1 to d	efine	the a	ad-					
ARU Auxiliary register update code. Bits 6 through 4 of whether and how the current auxiliary register i ented or decremented. See Table 6–2 below.															
Ν			Next auxiliary register indicator. Bit 3 specifies whether the instruction changes the ARP value.							her					
		N = 0 The content o					of the ARP remains unchanged.					d.			
			N =	= 1 The content of NAR is loaded into the ARP, and the old ARP value is loaded into the auxiliar register buffer (ARB) of status register ST1.							ary				
NAF	र		valu	ue of		next	-			Bits 2 ter. N		0			

Table 6–2. Effects of the ARU Code on the Current Auxiliary Register

ARU Code		de	
6 5 4			Arithmetic Operation Performed on Current AR
0	0	0	No operation on current AR
0	0	1	Current AR – 1 \rightarrow current AR
0	1	0	Current AR + 1 \rightarrow current AR
0	1	1	Reserved
1	0	0	Current AR – AR0 \rightarrow current AR [reverse carry propagation]
1	0	1	Current AR – AR0 \rightarrow current AR
1	1	0	Current AR + AR0 \rightarrow current AR
1	1	1	Current AR + AR0 \rightarrow current AR [reverse carry propagation]

Table 6–3 shows the opcode field bits and the notation used for indirect addressing. It also shows the corresponding operations performed on the current auxiliary register and the ARP.

Table 6–3. Field Bits and Notation for Indirect Addressing

Instruction Opcode Bits			ts						
15	_	87	6	5	4	3	2 1 0	- Operand(s)	Operation
\leftarrow	8 MSBs	\rightarrow 1	0	0	0	0	$\leftarrow NAR \rightarrow$	*	No manipulation of current AR
\leftarrow	8 MSBs	\rightarrow 1	0	0	0	1	$\leftarrow NAR \rightarrow$	*,AR <i>n</i>	$NAR\toARP$
\leftarrow	8 MSBs	\rightarrow 1	0	0	1	0	$\leftarrow NAR \rightarrow$	*_	Current AR – 1 \rightarrow current AR
\leftarrow	8 MSBs	\rightarrow 1	0	0	1	1	$\leftarrow NAR \rightarrow$	*–,AR <i>n</i>	Current AR – 1 \rightarrow current AR NAR \rightarrow ARP
\leftarrow	8 MSBs	\rightarrow 1	0	1	0	0	$\leftarrow NAR \rightarrow$	*+	Current AR + 1 \rightarrow current AR
\leftarrow	8 MSBs	→ 1	0	1	0	1	$\leftarrow NAR \rightarrow$	*+,AR <i>n</i>	Current AR + 1 \rightarrow current AR NAR \rightarrow ARP
\leftarrow	8 MSBs	\rightarrow 1	1	0	0	0	$\leftarrow NAR \rightarrow$	*BR0-	Current AR – $rcAR0 \rightarrow current AR \dagger$
\leftarrow	8 MSBs	\rightarrow 1	1	0	0	1	$\leftarrow NAR \rightarrow$	*BR0–,AR <i>n</i>	Current AR – <i>rc</i> AR0 \rightarrow current AR NAR \rightarrow ARP [†]
\leftarrow	8 MSBs	\rightarrow 1	1	0	1	0	$\leftarrow NAR \rightarrow$	*0-	Current AR – AR0 \rightarrow current AR
\leftarrow	8 MSBs	→ 1	1	0	1	1	$\leftarrow NAR \rightarrow$	*0–,AR <i>n</i>	Current AR – AR0 \rightarrow current AR NAR \rightarrow ARP
\leftarrow	8 MSBs	\rightarrow 1	1	1	0	0	$\leftarrow NAR \rightarrow$	*0+	Current AR + AR0 \rightarrow current AR
\leftarrow	8 MSBs	→ 1	1	1	0	1	$\leftarrow NAR \rightarrow$	*0+,AR <i>n</i>	Current AR + AR0 \rightarrow current AR NAR \rightarrow ARP
\leftarrow	8 MSBs	\rightarrow 1	1	1	1	0	$\leftarrow NAR \rightarrow$	*BR0+	Current AR + <i>rc</i> AR0 \rightarrow current AR †
\leftarrow	8 MSBs	→ 1	1	1	1	1	$\leftarrow NAR \rightarrow$	*BR0+,AR <i>n</i>	Current AR + <i>rc</i> AR0 \rightarrow current AR NAR \rightarrow ARP [†]

[†]Bit-reversed addressing mode

Legend:

<i>rc</i> NAR	Reverse carry propagation Next AR
n	0, 1, 2,, or 7 Eight bits determined by instruction type and (sometimes) shift information
\rightarrow	Is loaded into

6.3.5 Examples of Indirect Addressing

Example 6–7 illustrates how the instruction register is loaded with the value shown when the ADD instruction is fetched from program memory.





Example 6–8, illustrates how the instruction register is loaded with the value shown when the ADD instruction is fetched from program memory.

Example 6-8. Indirect Addressing-Increment by 1



Example 6–9. Indirect Addressing—Decrement by 1

```
ADD *-,8 ;Operates as in Example 6-7, but in ;addition, the current auxiliary register ;is decremented by one.
```

Example 6–10. Indirect Addressing—Increment by Index Amount

ADD *0+,8 ;Operates as in Example 6-7, but in ;addition, the content of register AR0 ;is added to the current auxiliary ;register.

Example 6–11. Indirect Addressing—Decrement by Index Amount

ADD *0-,8 ;Operates as in Example 6-7, but in ;addition, the content of register AR0 ;is subtracted from the current auxiliary ;register.

Example 6–12. Indirect Addressing—Increment by Index Amount With Reverse Carry Propagation

ADD *BR0+,8 ;Operates as in Example 6-10, except that ;the content of register AR0 is added to ;the current auxiliary register with ;reverse carry propagation.

Example 6–13. Indirect Addressing—Decrement by Index Amount With Reverse Carry Propagation

ADD *BR0-,8 ;Operates as in Example 6-11, except that ;the content of register AR0 is subtracted ;from the current auxiliary register with ;reverse carry propagation.

6.3.6 Modifying Auxiliary Register Content

The LAR, ADRK, SBRK, and MAR instructions are specialized instructions for changing the content of an auxiliary register (AR):

- The LAR instruction loads an AR.
- The ADRK instruction adds an immediate value to an AR; SBRK subtracts an immediate value.
- ☐ The MAR instruction can increment or decrement an AR value by 1 or by an index amount.

When modifying auxiliary register content, you are not limited to these four instructions. Auxiliary registers can be modified by any instruction that supports indirect addressing operands. (Indirect addressing can be used with all instructions except those that have immediate operands or no operands.)

Assembly Language Instructions

Note:

Topic

The instruction set for the TMS320C24x is identical to that of the TMS320C2xx core.

This chapter describes the 'C24x assembly language instructions. This instruction set supports numerically intensive signal-processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The 'C24x instruction set is compatible with the 'C2x instruction set; code written for the 'C2x can be reassembled to run on the 'C24x. The 'C5x instruction set is a superset of that of the 'C24x; thus, code written for the 'C24x can be upgraded to run on a 'C5x.

7.1	Instruction Set Summary 7-2
7.2	How To Use the Instruction Descriptions
7.3	Instruction Descriptions

Page

7.1 Instruction Set Summary

This section provides six tables (Table 7–1 to Table 7–6) that summarize the instruction set according to the following functional headings:

- Accumulator, arithmetic, and logic instructions (see Table 7–1 on page 7-5)
- Auxiliary register and data page pointer instructions (see Table 7–2 on page 7-7)
- TREG, PREG, and multiply instructions (see Table 7–3 on page 7-8)
- Branch instructions (see Table 7–4 on page 7-9)
- □ Control instructions (see Table 7–5 on page 7-10)
- □ I/O and memory operations (see Table 7–6 on page 7-11)

Within each table, the instructions are arranged alphabetically. The number of words that an instruction occupies in program memory is specified in column three of each table; the number of cycles that an instruction requires to execute is in column four. All instructions are assumed to be executed from internal program memory (RAM) and internal data dual-access memory. The cycle timings are for single-instruction execution, not for repeat mode. Additional information about each instruction is presented in the individual instruction descriptions in Section 7.2 on page 7-12.

For your reference, here are the definitions of the symbols used in the six summary tables:

- ACC The accumulator
- AR The auxiliary register
- ARX A 3-bit value used in the LAR and SAR instructions to designate which auxiliary register will be loaded (LAR) or have its contents stored (SAR)
- **BITX** A 4-bit value (called the bit code) that determines which bit of a designated data memory value will be tested by the BIT instruction
- **CM** A 2-bit value. The CMPR instruction performs a comparison specified by the value of CM:

If CM = 00, test whether current AR = AR0If CM = 01, test whether current AR < AR0If CM = 10, test whether current AR > AR0

If CM = 11, test whether current AR \neq AR0

ΙΑΑΑ ΑΑΑΑ	(One I followed by seven As) The I at the left represents a bit
	that reflects whether direct addressing (I = 0) or indirect ad-
	dressing (I = 1) is being used. When direct addressing is used,
	the seven As are the seven least significant bits (LSBs) of a
	data memory address. For indirect addressing, the seven As
	are bits that control auxiliary register manipulation (see Sec-
	tion 6.3, Indirect Addressing Mode, on page 6-9).

- IIII IIII (Eight Is) An 8-bit constant used in short immediate addressing
- I IIII IIII (Nine Is) A 9-bit constant used in short immediate addressing for the LDP instruction
- I III IIII IIII (Thirteen Is) A 13-bit constant used in short immediate addressing for the MPY instruction
- INTR# A 5-bit value representing a number from 0 to 31. The INTR instruction uses this number to change program control to one of the 32 interrupt vector addresses.
- PM A 2-bit value copied into the PM bits of status register ST1 by the SPM instruction
- SHF A 3-bit left-shift value
- SHFT A 4-bit left-shift value
- **TP** A 2-bit value used by the conditional execution instructions to represent four conditions:

BIO pin low	TP = 00
TC bit =1	TP = 01
TC bit = 0	TP = 10
No condition	TP = 11

ZLVC ZLVC Two 4-bit fields — each representing the following conditions:

ACC = 0	Z
ACC < 0	L
Overflow	V
Carry	С

A conditional instruction contains two of these 4-bit fields. The 4-LSB field of the instruction is a mask field. A 1 in the corresponding mask bit indicates that condition is being tested. For example, to test for ACC \geq 0, the Z and L fields are set, and the V and C fields are not set. The Z field is set to test the condition ACC \geq 0, and the L field is reset to test the condition ACC \geq 0. The second 4-bit field (bits 4 – 7) indicates the state of the conditions to test. The conditions possible with these eight bits are shown in the descriptions for the BCND, CC, and RETC instructions.

+1 word The second word of a 2-word opcode. This second word contains a 16-bit constant. Depending on the instruction, this constant is a long immediate value, a program memory address, or an address for an I/O port or an I/O-mapped register.

Mnemonic	Description	Words	Cycles	Opcode
ABS	Absolute value of ACC	1	1	1011 1110 0000 0000
ADD	Add to ACC with shift of 0 to 15, direct or indirect	1	1	0010 SHFT IAAA AAAA
	Add to ACC with shift 0 to 15, long immediate	2	2	1011 1111 1001 SHFT + 1 word
	Add to ACC with shift of 16, direct or indirect	1	1	0110 0001 IAAA AAAA
	Add to ACC, short immediate	1	1	1011 1000
ADDC	Add to ACC with carry, direct or indirect	1	1	0110 0000 IAAA AAAA
ADDS	Add to low ACC with sign-extension suppressed, direct or indirect	1	1	0110 0010 IAAA AAAA
ADDT	Add to ACC with shift (0 to 15) specified by TREG, direct or indirect	1	1	0110 0011 IAAA AAAA
AND	AND ACC with data value, direct or indirect	1	1	0110 1110 IAAA AAAA
	AND with ACC with shift of 0 to 15, long immediate	2	2	1011 1111 1011 SHFT + 1 word
	AND with ACC with shift of 16, long immediate	2	2	1011 1110 1000 0001 + 1 word
CMPL	Complement ACC	1	1	1011 1110 0000 0001
LACC	Load ACC with shift of 0 to 15, direct or indirect	1	1	0001 SHFT IAAA AAAA
	Load ACC with shift of 0 to 15, long immediate	2	2	1011 1111 1000 SHFT + 1 word
	Load ACC with shift of 16, direct or indirect	1	1	0110 1010 IAAA AAAA
LACL	Load low word of ACC, direct or indirect	1	1	0110 1001 IAAA AAAA
	Load low word of ACC, short immediate	1	1	1011 1001
LACT	Load ACC with shift (0 to 15) specified by TREG, direct or indirect	1	1	0110 1011 IAAA AAAA
NEG	Negate ACC	1	1	1011 1110 0000 0010
NORM	Normalize the contents of ACC, indirect	1	1	1010 0000 IAAA AAAA

Table 7–1. Accumulator, Arithmetic, and Logic Instructions

Mnemonic	Description	Words	Cycles	Opcode
OR	OR ACC with data value, direct or indirect	1	1	0110 1101 IAAA AAAA
	OR with ACC with shift of 0 to 15, long immediate	2	2	1011 1111 1100 SHFT + 1 word
	OR with ACC with shift of 16, long immediate	2	2	1011 1110 1000 0010 + 1 word
ROL	Rotate ACC left	1	1	1011 1110 0000 1100
ROR	Rotate ACC right	1	1	1011 1110 0000 1101
SACH	Store high ACC with shift of 0 to 7, direct or indirect	1	1	1001 1SHF IAAA AAAA
SACL	Store low ACC with shift of 0 to 7, direct or indirect	1	1	1001 0SHF IAAA AAAA
SFL	Shift ACC left	1	1	1011 1110 0000 1001
SFR	Shift ACC right	1	1	1011 1110 0000 1010
SUB	Subtract from ACC with shift of 0 to 15, direct or indirect	1	1	0011 SHFT IAAA AAAA
	Subtract from ACC with shift of 0 to 15, long immediate	2	2	1011 1111 1010 SHFT + 1 word
	Subtract from ACC with shift of 16, direct or indirect	1	1	0110 0101 IAAA AAAA
	Subtract from ACC, short immediate	1	1	1011 1010
SUBB	Subtract from ACC with borrow, direct or indirect	1	1	0110 0100 IAAA AAAA
SUBC	Conditional subtract, direct or indirect	1	1	0000 1010 IAAA AAAA
SUBS	Subtract from ACC with sign-extension suppressed, direct or indirect	1	1	0110 0110 IAAA AAAA
SUBT	Subtract from ACC with shift (0 to 15) specified by TREG, direct or indirect	1	1	0110 0111 IAAA AAAA

Table 7–1. Accumulator, Arithmetic, and Logic Instructions (Continued)

Mnemonic	Description	Words	Cycles	Opcode
XOR	Exclusive OR ACC with data value, direct or indirect	1	1	0110 1100 IAAA AAAA
	Exclusive OR with ACC with shift of 0 to 15, long immediate	2	2	1011 1111 1101 SHFT + 1 word
	Exclusive OR with ACC with shift of 16, long immediate	2	2	1011 1110 1000 0011 + 1 word
ZALR	Zero low ACC and load high ACC with rounding, direct or indirect	1	1	0110 1000 IAAA AAAA

Table 7–1. Accumulator, Arithmetic, and Logic Instructions (Continued)

Table 7–2. Auxiliary Register Instructions

Mnemonic	Description	Words	Cycles	Opcode
ADRK	Add constant to current AR, short immediate	1	1	0111 1000
BANZ	Branch on current AR not 0, indirect	2	4 (condition true) 2 (condition false)	0111 1011 1AAA AAAA + 1 word
CMPR	Compare current AR with AR0	1	1	1011 1111 0100 01CM
LAR	Load specified AR from specified data location, direct or indirect	1	2	0000 OARX IAAA AAAA
	Load specified AR with constant, short immediate	1	2	1011 OARX IIII IIII
	Load specified AR with constant, long immediate	2	2	1011 1111 0000 1ARX + 1 word
MAR	Modify current AR and/or ARP, indirect (performs no operation when direct)	1	1	1000 1011 IAAA AAAA
SAR	Store specified AR to specified data location, direct or indirect	1	1	1000 OARX IAAA AAAA
SBRK	Subtract constant from current AR, short immediate	1	1	0111 1100

Mnemonic	Description	Words	Cycles	Opcode
APAC	Add PREG to ACC	1	1	1011 1110 0000 0100
LPH	Load high PREG, direct or indirect	1	1	0111 0101 IAAA AAAA
LT	Load TREG, direct or indirect	1	1	0111 0011 IAAA AAAA
LTA	Load TREG and accumulate previous product, direct or indirect	1	1	0111 0000 IAAA AAAA
LTD	Load TREG, accumulate previous product, and move data, direct or indirect	1	1	0111 0010 IAAA AAAA
LTP	Load TREG and store PREG in accumulator, direct or indirect	1	1	0111 0001 IAAA AAAA
LTS	Load TREG and subtract previous product, direct or indirect	1	1	0111 0100 IAAA AAAA
MAC	Multiply and accumulate, direct or indirect	2	3	1010 0010 IAAA AAAA + 1 word
MACD	Multiply and accumulate with data move, direct or indirect	2	3	1010 0011 IAAA AAAA + 1 word
MPY	Multiply TREG by data value, direct or indirect	1	1	0101 0100 IAAA AAAA
	Multiply TREG by 13-bit constant, short immediate	1	1	110
MPYA	Multiply and accumulate previous product, direct or indirect	1	1	0101 0000 IAAA AAAA
MPYS	Multiply and subtract previous product, direct or in- direct	1	1	0101 0001 IAAA AAAA
MPYU	Multiply unsigned, direct or indirect	1	1	0101 0101 IAAA AAAA
PAC	Load ACC with PREG	1	1	1011 1110 0000 0011
SPAC	Subtract PREG from ACC	1	1	1011 1110 0000 0101
SPH	Store high PREG, direct or indirect	1	1	1000 1101 IAAA AAAA
SPL	Store low PREG, direct or indirect	1	1	1000 1100 IAAA AAAA
SPM	Set product shift mode	1	1	1011 1111 0000 00PM
SQRA	Square and accumulate previous product, direct or indirect	1	1	0101 0010 IAAA AAAA
SQRS	Square and subtract previous product, direct or indirect	1	1	0101 0011 IAAA AAAA

Table 7–3. TREG, PREG, and Multiply Instructions
Mnemonic	Description	Words	Cycles	Opcode
В	Branch unconditionally, indirect	2	4	0111 1001 1AAA AAAA + 1 word
BACC	Branch to address specified by ACC	1	4	1011 1110 0010 0000
BANZ	Branch on current AR not 0, indirect	2	4 (condition true) 2 (condition false)	0111 1011 1AAA AAAA + 1 word
BCND	Branch conditionally	2	4 (conditions true) 2 (any condition false)	1110 00TP ZLVC ZLVC + 1 word
CALA	Call subroutine at location specified by ACC	1	4	1011 1110 0011 0000
CALL	Call subroutine, indirect	2	4	0111 1010 1AAA AAAA + 1 word
CC	Call conditionally	2	4 (conditions true) 2 (any condition false)	1110 10TP ZLVC ZLVC + 1 word
INTR	Soft interrupt	1	4	1011 1110 011I NTR#
NMI	Nonmaskable interrupt	1	4	1011 1110 0101 0010
RET	Return from subroutine	1	4	1110 1111 0000 0000
RETC	Return conditionally	1	4 (conditions true) 2 (any condition false)	1110 11TP ZLVC ZLVC
TRAP	Software interrupt	1	4	1011 1110 0101 0001

Table 7–4. Branch Instructions

Table 7–5. (Control Instructions
--------------	----------------------

Mnemonic	Description	Words	Cycles	Opcode
BIT	Test bit, direct or indirect	1	1	0100 BITX IAAA AAAA
BITT	Test bit specified by TREG, direct or indirect	1	1	0110 1111 IAAA AAAA
CLRC	Clear C bit	1	1	1011 1110 0100 1110
	Clear CNF bit	1	1	1011 1110 0100 0100
	Clear INTM bit	1	1	1011 1110 0100 0000
	Clear OVM bit	1	1	1011 1110 0100 0010
	Clear SXM bit	1	1	1011 1110 0100 0110
	Clear TC bit	1	1	1011 1110 0100 1010
	Clear XF bit	1	1	1011 1110 0100 1100
IDLE	Idle until interrupt	1	1	1011 1110 0010 0010
LDP	Load data page pointer, direct or indirect	1	2	0000 1101 IAAA AAAA
	Load data page pointer, short immediate	1	2	1011 110
LST	Load status register ST0, direct or indirect	1	2	0000 1110 IAAA AAAA
	Load status register ST1, direct or indirect	1	2	0000 1111 IAAA AAAA
NOP	No operation	1	1	1000 1011 0000 0000
POP	Pop top of stack to low ACC	1	1	1011 1110 0011 0010
POPD	Pop top of stack to data memory, direct or indirect	1	1	1000 1010 IAAA AAAA
PSHD	Push data memory value on stack, direct or indirect	1	1	0111 0110 IAAA AAAA
PUSH	Push low ACC onto stack	1	1	1011 1110 0011 1100
RPT	Repeat next instruction, direct or indirect	1	1	0000 1011 IAAA AAAA
	Repeat next instruction, short immediate	1	1	1011 1011
SETC	Set C bit	1	1	1011 1110 0100 1111
	Set CNF bit	1	1	1011 1110 0100 0101
	Set INTM bit	1	1	1011 1110 0100 0001
	Set OVM bit	1	1	1011 1110 0100 0011
	Set SXM bit	1	1	1011 1110 0100 0111
	Set TC bit	1	1	1011 1110 0100 1011
	Set XF bit	1	1	1011 1110 0100 1101
SPM	Set product shift mode	1	1	1011 1111 0000 00PM
SST	Store status register ST0, direct or indirect	1	1	1000 1110 IAAA AAAA
	Store status register ST1, direct or indirect	1	1	1000 1111 IAAA AAAA

Mnemonic	Description	Words	Cycles	Opcode
BLDD	Block move from data memory to data memory, direct/indirect with long immediate source	2	3	1010 1000 IAAA AAAA + 1 word
	Block move from data memory to data memory, direct/indirect with long immediate destination	2	3	1010 1001 IAAA AAAA + 1 word
BLPD	Block move from program memory to data memory, direct/indirect with long immediate source	2	3	1010 0101 IAAA AAAA + 1 word
DMOV	Data move in data memory, direct or indirect	1	1	0111 0111 IAAA AAAA
IN	Input data from I/O location, direct or indirect	2	2	1010 1111 IAAA AAAA + 1 word
OUT	Output data to port, direct or indirect	2	3	0000 1100 IAAA AAAA + 1 word
SPLK	Store long immediate to data memory location, direct or indirect	2	2	1010 1110 IAAA AAAA + 1 word
TBLR	Table read, direct or indirect	1	3	1010 0110 IAAA AAAA
TBLW	Table write, direct or indirect	1	3	1010 0111 IAAA AAAA

Table 7–6. I/O and Memory Instructions

7.2 How To Use the Instruction Descriptions

Section 7.3 contains detailed information on the instruction set. The description for each instruction presents the following categories of information:

- Syntax
- Operands
- Opcode
- Execution
- □ Status Bits
- Description
- U Words
- Cycles
- Examples

7.2.1 Syntax

Each instruction begins with a list of the available assembler syntax expressions and the addressing mode type(s) for each expression. For example, the description for the ADD instruction begins with:

ADD dma [, shift]	Direct addressing
ADD dma, 16	Direct with left shift of 16
ADD ind [, shift [, ARn]]	Indirect addressing
ADD ind, 16 [, ARn]	Indirect with left shift of 16
ADD #k	Short immediate addressing
ADD #lk [, shift]	Long immediate addressing

These are the notations used in the syntax expressions:

italic symbols	Italic symbol <i>Example:</i>	Is in an instruction syntax represent variables. For the syntax ADD <i>dma</i> you may use a variety of values for <i>dma</i> . Samples with this syntax follow: ADD DAT ADD 15
boldface characters	Boldface cha shown. <i>Example:</i>	For the syntax ADD <i>dma</i> , 16 you may use a variety of values for <i>dma</i> , but the word ADD and the number 16 must be typed as shown. Samples with this syntax follow: ADD 7h, 16 ADD X, 16

- [, x] Operand x is optional. *Example:* For the syntax **ADD** dma, [, shift] you must supply dma, as in the instruction: ADD 7h and you have the option of adding a shift value, as in the instruction: **ADD** 7h, 5
- [, x1 [, x2]] Operands x1 and x2 are optional, but you cannot include x2 without also including x1. *Example:* For the syntax

For the syntax **ADD** *ind*, [, *shift* [, **AR***n*]] you must supply *ind*, as in the instruction: ADD *+ You have the option of including *shift*, as in the instruction: ADD *+, 5 If you wish to include **AR***n*, you must also include *shift*, as in: ADD *+, 0, AR2

- The # symbol is a prefix for constants used in immediate addressing. For short- or long- immediate operands, it is used in instructions where there is ambiguity with other addressing modes.
 - Example: RPT #15 uses short immediate addressing. It causes the next instruction to be repeated 16 times. But RPT 15 uses direct addressing. The number of times the next instruction repeats is determined by a value stored in memory.

Finally, consider this code example:

#

MoveData BLDD DAT5, #310h ;move data at address ;referenced by DAT5 to address ;310h.

Note the optional MoveData label is used as a reference in front of the instruction mnemonic. Place labels either before the instruction mnemonic on the same line or on the preceding line in the first column. (Be sure there are no spaces in your labels.) An optional comment field can conclude the syntax expression. At least one space is required between fields (label, mnemonic, operand, and comment).

7.2.2 Operands

Operands can be constants, or assembly-time expressions referring to memory, I/O ports, register addresses, pointers, shift counts, and a variety of other constants. The operands category for each instruction description defines the variables used for and/or within operands in the syntax expressions. For example, for the ADD instruction, the syntax category gives these syntax expressions:

ADD dma [, shift]	Direct addressing
ADD dma, 16	Direct with left shift of 16
ADD <i>ind</i> [, <i>shift</i> [, AR <i>n</i>]]	Indirect addressing
ADD ind, 16 [, ARn]	Indirect with left shift of 16
ADD #k	Short immediate addressing
ADD #lk [, shift]	Long immediate addressing

The operands category defines the variables *dma*, *shift*, *ind*, *n*, *k*, and *lk*. For *ind*, an indirect addressing variable, you supply one of the following seven symbols:

* *+ *- *0+ *0- *BR0+ *BR0-

These symbols are defined in subsection 6.3.2, *Indirect Addressing Options*, on page 6-9.

7.2.3 Opcode

The opcode category breaks down the various bit fields that make up each instruction word. When one of the fields contains a constant value derived directly from an operand, it has the same name as that operand. The contents of fields that do not directly relate to operands have other names; the opcode category either explains these names directly or refers you to a section of this book that explains them in detail. For example, these opcodes are given for the ADDC instruction:

ADI	DC d	та													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	0	0				dma			
ADI	DC ir	nd [, 🖌	4R <i>n</i>]												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	0	1		ARU		Ν		NAR	

Note: ARU, N, and NAR are defined in Section 6.3, Indirect Addressing Mode (page 6-9).

The field called dma contains the value *dma*, which is defined in the operands category. The contents of the fields ARU, N, and NAR are derived from the operands *ind* and *n* but do not directly correspond to those operands; therefore, a note directs you to the appropriate section for more details.

7.2.4 Execution

The execution category presents an instruction operation sequence that describes the processing that takes place when the instruction is executed. If the execution event or events depend on the addressing mode used, the execution category specifies which events are associated with which addressing modes. Here are notations used in the execution category:

(r)	The content Example:	of register or location r. (ACC) represents the value in the accumulator.
$x \rightarrow y$		signed to register or location y. (data-memory address) \rightarrow ACC means: The content of the specified data-memory address is put into the accumulator.
r(n:m)		h m of register or location r. ACC(15:0) represents bits 15 through 0 of the accumulator.
(r(n:m))	The content Example:	of bits n through m of register or location r. (ACC(31:16)) represents the content of bits 31 through 16 of the accumulator.
nnh	Indicates tha	t nn represents a hexadecimal number.

7.2.5 Status Bits

The bits in status registers ST0 and ST1 affect the operation of certain instructions and are affected by certain instructions. The status bits category of each instruction description states which of the bits (if any) affect the execution of the instruction and which of the bits (if any) are affected by the instruction.

7.2.6 Description

The description category explains what happens during instruction execution and its effect on the rest of the processor or on memory contents. It also discusses any constraints on the operands imposed by the processor or the assembler. This description parallels and supplements the information given in the execution category.

7.2.7 Words

The words category specifies the number of memory words required to store the instruction (one or two). When the number of words depends on the addressing mode used for an instruction, the words category specifies which addressing modes require one word and which require two words.

7.2.8 Cycles

The cycles category of each instruction description contains tables showing the number of processor machine cycles (CLKOUT1 periods) required for the instruction to execute in a given memory configuration when executed as a single instruction or when repeated with the RPT instruction. For example:

	Program						
Operand	ROM	DARAM	SARAM	External			
DARAM	1	1	1	1+p			
SARAM	1	1	1	1+p			
External	1+d	1+d	1+d	2+d+p			

Cycles	for a	Singl	el	Instruction
--------	-------	-------	----	-------------

Cycles for a Repeat (RPT) Execution of an Instruction							
Program							
Operand	ROM	DARAM	SARAM	External			
DARAM	n	n	n	n+p			
SARAM	n	n	n	n+p			
External	n+nd	n+nd	n+nd	n+1+p+nd			

The column headings in these tables indicate the program source location, defined as follows:

ROM	The instruction executes from internal program ROM.
DARAM	The instruction executes from internal dual-access program RAM.
SARAM	The instruction executes from internal single-access program RAM.
External	The instruction executes from external program memory.

If an instruction requires memory operand(s), the rows in the table indicate the location(s) of the operand(s), as defined here:

DARAM	The operand is in internal dual-access RAM.
SARAM	The operand is in internal single-access RAM.
External	The operand is in external memory.

For the RPT mode execution, *n* indicates the number of times a given instruction is repeated by an RPT instruction. Additional cycles (wait states) can be generated for program-memory, data-memory, and I/O accesses by the waitstate generator or by the external READY signal. These additional wait states are represented in the tables by the following variables:

- p Program-memory wait states. Represents the number of additional clock cycles the device waits for external program memory to respond to a single access.
- d Data-memory wait states. Represents the number of additional clock cycles the device waits for external data memory to respond to a single access.
- io I/O wait states. Represents the number of additional clock cycles the device waits for an external I/O device to respond to a single access.
- n Number of repetitions (where n > 2 to fill the pipeline). Represents the number of times a repeated instruction is executed.

If there are multiple accesses to one of the spaces, the variable is preceded by the appropriate integer multiple. For example, two accesses to external program memory would require 2p wait states. The above variables may also use the subscripts *src, dst,* and *code* to indicate source, destination, and code, respectively.

The internal single-access memory on each 'C240 processor is divided into 2K-word blocks contiguous in address space. All 'C240 processors support parallel accesses to these internal single-access RAM blocks. Furthermore, one single access block allows only one access per cycle. Thus, the processor can read/write on single-access RAM block while accessing another single-access RAM block at the same time.

All external reads take at least one machine cycle while all external writes take at least two machine cycles. However, if an external write is immediately followed or preceded by an external read cycle, then the external write requires three cycles. If the wait state generator or the READY pin is used to add m (m > 0) wait states to an external access, then external reads require m + 1 cycles, and external write accesses require m + 2 cycles.

The instruction-cycle timings are based on the following assumptions:

- At least the next four instructions are fetched from the same memory section (internal or external) that was used to fetch the current instruction (except in the case of PC discontinuity instructions, such as B, CALL, etc.)
- In the single-execution mode, there is no pipeline conflict between the current instruction and the instructions immediately preceding or following that instruction. The only exception is the conflict between the fetch phase of the pipeline and the memory read/write (if any) access of the instruction under consideration. See Section 5.2, *Pipeline Operation*, on page 5-7 for more information about pipeline operations.
- □ In the repeat execution mode, all conflicts caused by the pipelined execution of an instruction are considered.

7.2.9 Examples

Example code is included for each instruction. The effect of the code on memory and/or registers is summarized. Consider this example of the ADD instruction:



Here are the facts and events represented in this example:

- ☐ The auxiliary register pointer (ARP) points to the current auxiliary register. Because ARP = 4, the current auxiliary register is AR4.
- When the addition takes place, the CPU follows AR4 to data-memory address 0302h. The content of that address, 2h, is added to the content of the accumulator, also 2h. The result (4h) is placed in the accumulator. (Because the second operand of the instruction specifies a left shift of 0, the data-memory value is not shifted before being added to the accumulator value.)

- The instruction specifies an increment of 1 for the contents of the current auxiliary register (*+); therefore, after the addition is performed, the content of AR4 is incremented to 0303h.
- ☐ The instruction also specifies that AR0 is the next auxiliary register; therefore, after the instruction ARP = 0.
- Because no carry is generated during the addition, the carry bit (C) is cleared to 0.

7.3 Instruction Descriptions

This section contains detailed information on the instruction set for the 'C240. A summary of the instruction set is shown in Section 7.1 on page 7-2. The instructions are presented alphabetically, and the description for each instruction presents the following categories of information:

- Syntax
- Operands
- Opcode
- Execution
- □ Status Bits
- Description
- □ Words
- Cycles
- Examples

For a description of how to use each of these categories, see Section 7.2 on page 7-12.

Syntax	ABS															
Operands	None															
Opcode	15 1	14 0	13 1	12 1	11 1	10 1	9 1	8 0	7 0	6 0	5 0	4	3 0	2 0	1 0	0
Execution	Increment PC, then $ (ACC) \rightarrow ACC; 0 \rightarrow C$															
Status Bits	Affected byAffectsOVMC and OV															
	This i	nstru	ictior	n is n	not af	fecte	d by	SXN	1							
Description	If the contents of the accumulator are greater than or equal to zero, the accu- mulator is unchanged by the execution of ABS. If the contents of the accumula- tor are less than zero, the accumulator is replaced by its 2s-complement value. The carry bit (C) on the 'C20x is always reset to zero by the execution of this instruction.															
	Note (OVM is set OV st	l = 0) (OV), the M =	e ABS 1), th	S of 8 ne AB	3000	0000)h is	8000	000	0h. \	Nher	n the	over	flow	mode
Words	1															
Cycles					Су	cles f	or a	Singl	e AB	S Ins	truct	ion				
	ROM				DAF	RAM			SAF	RAM			Ext	ernal		
	1				1				1				1+p)		
		(Cycle	es foi	r a Re	epeat	(RP]	T) Ex	ecuti	on of	an A	BS I	nstru	ction	1	
	ROM				DAF	RAM			SAF	RAM			Ext	ernal		
	n				n				n				n+p)		



Syntax	ADD dma, 16 ADD ind [, shift [, ARn]] ADD ind, 16 [, ARn] ADD #k										Direct addressing Direct with left shift of 16 Indirect addressing Indirect with left shift of 16 Short immediate addressing Long immediate addressing						
Operands	dma:7 LSBs of the data-memory addressshift:Left shift value from 0 to 15 (defan:Value from 0 to 7 designating thek:8-bit short immediate valuelk:16-bit long immediate valueind:Select one of the following seven**+**-**+									efau he r ren c	Its to (next an option:	uxilia	ary re	giste	ər		
Opcode	AD	D dn	na[, :	shift]													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	1	0		sh	nift		0				dma				
	AD	D dn	na, 16	6													
	15	14	, 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	1	1	0	0	0	0	1	0				dma				
		D inc	d[, sl	o <i>ift</i> [AR	511											
	15	14		12 nine [,	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	1	0		sh	nift		1		ARU		Ν		NAR		
	Note	e: A	RU, N	, and	NAR a	are def	ined i	n sect	ion 6.3	3, Ind	irect Ac	dress	sing M	lode (page 6	-9).	
	AD	D inc	d, 16	[, A R	<i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	1	1	0	0	0	0	1	1		ARU		Ν		NAR		
	Note	e: A	RU, N	, and I	NAR a	are def	ined i	n sect	ion 6.3	3, Ind	irect Ac	dress	sing M	lode (page 6	-9).	
	AD	D # k															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	0	1	1	1	0	0	0					K				
	ADD #lk [, shift]																
	15	14		12	11	10	9	8	7	6	5	4	3	2	1	0	
	1 0 1 1 1 1 1 1 1							1	0 0 1 shift								
								I	k				•				
	L																

Execution	Increment PC, then <u>Event</u> (ACC) + ((data-men	 nory address) $ imes$ 2 ^{shift}) $ o$ ACC	<u>Addressing mode</u> Direct or indirect
	(ACC) + ((data-men	nory address) $ imes$ 2 ¹⁶) $ ightarrow$ ACC	Direct or indirect (shift of 16)
	$(ACC) + k \to ACC$		Short immediate
	(ACC) + lk $ imes$ 2 ^{shift} .	$\rightarrow ACC$	Long immediate
Status Bits	<u>Affected by</u> SXM and OVM	<u>Affects</u> C and OV	<u>Addressing mode</u> Direct or indirect
	OVM	C and OV	Short immediate
	SXM and OVM	C and OV	Long immediate
Description	is left-shifted and ad zero filled. High-ord SXM = 0. The result	ddressed data memory location or a ded to the accumulator. During shift ler bits are sign extended if SXM is stored in the accumulator. Wher a addition is unaffected by SXM and	ing, low-order bits are = 1 and zero filled if a short immediate ad-
		rect addressing and update the AR ever, if you do not want a shift to oc ole:	
	ADD *+,0,AR2		
	and is cleared (C = with a shift of 16, the carry bit is unaffected	it is set (C = 1) if the result of the addi 0) if it does not generate a carry. H e carry bit is set if a carry is generated. This allows the accumulator to dding a 32-bit number to the accum	owever, when adding ted but otherwise, the generate the proper
Words	<u>Words</u> 1 2		<u>Addressing mode</u> Direct, indirect, or short immediate Long immediate

Cycles

Cycles for a Single ADD Instruction (Using Direct and Indirect Addressing)

		Program											
Operand	ROM	DARAM	SARAM	External									
DARAM	1	1	1	1+p									
SARAM	1	1	1, 2†	1+p									
External	1+d	1+d	1+d	2+d+p									

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an ADD Instruction (Using Direct and Indirect Addressing)

	Program											
Operand	ROM	DARAM	SARAM	External								
DARAM	n	n	n	n+p								
SARAM	n	n	n, n+1†	n+p								
External	n+nd	n+nd	n+nd	n+1+p+nd								

[†] If the operand and the code are in the same SARAM block

Cycles for a Single ADD Instruction (Using Short Immediate Addressing)

ROM	DARAM	SARAM	External
1	1	1	1+p

Cycles for a Single ADD Instruction (Using Long Immediate Addressing)

	ROM	DARAI	VI SA	RAM I	External						
	2	2	2	2	2+2p						
Example 1	ADD	1,1	;(DP = 6)								
		Ве	fore Instruction		After Instruction						
	C	ata Memory 301h	1h	Data Memory 301h	1h						
		ACC X	2h	ACC 0	04h						
		С		С							
Example 2	ADD	*+,0,AR0									
		Be	fore Instruction		After Instruction						
		ARP	4	ARP	0						
		AR4	0302h	AR4	0303h						
	C	ata Memory		Data Memory							
		302h	2h	302h	2h						
		ACC X	2h	ACC 0	04h						
		С		С							



Syntax	ADDC dr. ADDC inc		R n]							Direct a ndirect			-		
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+*-*0+* BR0+*BR0-														
Opcode	ADDC dma														
	15 14 13 12 11 10 9 8 7 6 5 4 3 2											2	1	0	
	0 1	1	0	0	0	0	0	0			dr	ma			
	ADDC ind [, ARn]														
	15 14	-	12	11	10	9	8	7	6	-	1	3	2	1	0
	0 1	1	0	0	0	0	0	1		ARU		N		NAR	
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).													-9).	
Execution Status Bits	Increment PC, then (ACC) + (data-memory address) + (C) \rightarrow ACC <u>Affected by</u> <u>Affects</u> OVM C and OV														
	This instr	uction	is no				SXM.								
Description	The content carry bit a carry bit is result of the erate a ca	are ad then ne ado	ded t affec	to the	e acc n the	umu norr	lator nal m	with s anne	sign (r: the	extensi e carry l	ion s bit is	upp set	oress : (C =	sed. = 1) if	The the
	The ADD	C insti	ructio	n car	nbeu	used	in pe	rform	ing m	ultiple-	prec	isic	on ari	ithme	etic.
Words	1														
Cycles				Cycle	es foi	r a Si	ngle	ADDO	C Inst	ruction					
								Prog	ram						
	Operand	R	DM		[DAR	۸M		SAR	AM		Ex	terna	al	
	DARAM	1			1				1			1+	р		
	SARAM	1			1	I			1, 2 [†]	-		1+	р		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

1+d

1+d

2+d+p

External

1+d

		Program											
	Operand	ROM	DARAM	SARAM	External								
	DARAM	n	n	n	n+p								
	SARAM	n	n	n, n+1†	n+p								
	External	n+nd	n+nd	n+nd	n+1+p+nd								
	[†] If the opera	and and the code	e are in the same SARA	AM block									
Example 1	ADDC	DAT300	;(DP = 6: a ;DAT300 is										
			Before Instruction		After Instruction								
		Memory 300h [04h	Data Memory 300h	04h								
		ACC 1 [C	13h		0 18h C								
Example 2	ADDC	*-,AR4	; (OVM = 0)										
			Before Instruction		After Instruction								
		ARP	0	ARP	4								
		AR0	300h	AR0	299h								
		Memory 300h	Oh	Data Memory 300h	0h								
	,	ACC 1 C	0FFFFFFFh		1 0h								
		X			$\overline{\mathcal{O}}$								

Cycles for a Repeat (RPT) Execution of an ADDC Instruction

Syntax	ADDS dma ADDS ind								Direc [:] ndire			-		
Operands	dma: n: ind:	7 LSB Value Select * *+	from	0 to 7 of the	7 des	signat	ting t g sev	he ne	ext a otion		iry re	giste)r	
Opcode	ADDS d 15 14	<i>ma</i> 13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1 1 0 0 0 1 0 0 dma													
	ADDS ind [, ARn]													
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1 0	0	0	1	0	1		ARU		Ν		NAR	
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).												-9).	
Execution	Increment (ACC) + (c			ddres	ss) –	→ AC(С							
Status Bits	<u>Affected b</u> OVM	Ľ		<u>ects</u> and O	V									
	This instru	ction is no	ot affe	ected	by S	SXM.								
Description	The conter lator with si number, re number. N with SXM :	ign extens gardless o ote that A	sion s of SX ADDS	uppre M. Th S proc	esse ne ac duce:	d. The cumu s the	e dat ulator	a is tr cont	eate ents	d as a are ti	an un reate	sign d as	ed 16 a sig	8-bit ned
	The carry l is cleared								ition	gene	erates	s a c	arry	and
Words	1													
Cycles			Cural		- 01	nala (• I						
Cycloc			Cycle	es tor	a 51	ngle /			ructio	on				
	Onerend	DOM					Prog		A 8.4				-1	
	Operand	ROM			ARA	IVI		SAR	AW			terna	al	
	DARAM	1		1				1			1+	р		
	SARAM	1		1				1, 2†			1+	р		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

1+d

1+d

2+d+p

External

1+d

		Program						
	Operand	ROM	DARAM	SARAM	External			
	DARAM	n	n	n	n+p			
	SARAM	n	n	n, n+1†	n+p			
	External	n+nd	n+nd	n+nd	n+1+p+nd			
	† If the opera	nd and the code are	in the same SARA	/I block				
Example 1	ADDS	0	;(DP = 6: ad	dresses 0300)h-037Fh)			
		Bef	ore Instruction		After Instruction			
		Memory		Data Memory				
		300h	0F006h	300h	0F006h			
	ŀ		0000003h	ACC 0	0000F009h			
		С		С				
Example 2	ADDS	*						
		Bef	ore Instruction		After Instruction			
		ARP	0	ARP	0			
		AR0	0300h	AR0	0300h			
		Memory 300h	0FFFFh	Data Memory 300h	OFFFFh			
	/		7FFF0000h	ACC 0 C	7FFFFFFh			
		-		Ũ				

Cycles for a Repeat (RPT) Execution of an ADDS Instruction

Syntax	ADDT a ADDT i		. <i>n</i>]						irect and irect			-		
Operands	dma: n: ind:	N: Value from 0 to 7 designating the next auxiliary register												
Opcode	ADD	T dma												
		14 13		11 10	9	8	7	6	5	4	3	2	1	0
	0	1 1	0	0 0	1	1	0				dma			
	ADD	T ind [, /	AR <i>n</i>]											
		14 13		11 10	9	8	7	6	5	4	3	2	1	0
	_	1 1		0 0	1	1	1		ARU		Ν		NAR	
	Note:	ARU, N	, and NA	AR are de	fined i	n secti	on 6.3	8, Indire	ect Add	dressi	ing M	<i>ode</i> (p	age 6	-9).
Execution Status Bits Description	Increme (ACC) + Affected SXM an The dat result re LSBs of on the d a carry is the carr	F [(data- <u>d by</u> nd OVM a-memo places f the TR lata-men s genera	memo bry valu the acc EG, re: mory va ated ou	ry addre Affects C and C ue is left cumulat sulting i alue is c at of the l	DV t shift or co n shi contro	ed ar ntent ft opt	nd ac s. Th ions f	lded t ne left from (KM. T	o the shift) to 19	acci is de 5 bit arry b	umul efine s. Si pit (C	d by gn e) is s	the f xtens set wi	our sion nen
Words	1													
Cycles			C	ycles fo	r a Si	ngle /	ADDI	Instr	uctio	n				
							Prog	ram						
	Operan	nd RC	M		DARA	M		SAR	AM		Ex	terna	al	
	DARAM	1 1			1			1			1+	р		
	SARAM	1 1			1			1, 2†			1+	р		
	Externa	al 1+	d		1+d			1+d			2+	d+p		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block.

Cycles for a Repeat (RPT) Execution of an ADDT Instruction

			Pro	ogram					
	Operand	ROM	DARAM	SARAM		External			
	DARAM	n	n	n		n+p			
	SARAM	n	n	n, n+1†		n+p			
	External	n+nd	n+nd	n+nd		n+1+p+nd			
	[†] If the opera	and and the coo	de are in the same SARA	M block					
Example 1	ADDT	127	;(DP = 4: a); ;SXM = 0)	ddresses	0200	h-027Fh,			
			Before Instruction			After Instruction			
		a Memory)27Fh	09h	Data Memo 027Fh	ry	09h			
	-	TREG	0FF94h	TREG		0FF94h			
		ACC X	0F715h	ACC	0	0F7A5h			
		С			С				
Example 2	ADDT	*-,AR4	;(SXM = 0)						
			Before Instruction			After Instruction			
		ARP	0	ARP		4			
		AR0	027Fh	AR0		027Eh			
		a Memory		Data Memo	ry				
)27Fh	09h	027Fh		09h			
	-	TREG	0FF94h	TREG		0FF94h			
		ACC X	0F715h	ACC	0	0F7A5h			
		С			С				

Syntax	ADRK #/	k								Shor	timm	iedia	te ad	dress	sing
Operands	k:	8-	bit sł	nort i	mme	diate	e valu	ie							
Opcode	ADRK 15 14 0 1	4 13	12 1	11 1	10 0	9 0	8 0	7	6	5	4	3 k	2	1	0
Execution	Incremer (current A				ive c	onsta	ant —	> CUri	ent /	AR					
Status Bits	None														
Description	The 8-bit ter (the o auxiliary mediate the auxili	one spe registe value tr	ecifie r con eate	d by itents d as	the c s. The an 8-	ourre e ado bit p	nt AF dition ositiv	RP va take	alue) s pla	and ce in	the r the A	esult RAL	t repla J, wit	aces h the	the im-
Words	1														
Cycles			(Cycle	es for	a Si	ngle		(Ins	tructi	on				
	ROM		[DAR	AM			SAR	١M			Exte	rnal		
	1		1	1				1				1+p			
Example	ADRK	#8 ARP AR5	30h		Before	e Instr		5		ARP AR5			iter Ins		ion 5 A1h

Syntax	AND dma AND ind [, ARn] AND #lk [, shift] AND #lk, 16						l	Direct addressing Indirect addressing Long immediate addressing Long immediate with left shift of 16								
Operands	dma:7 LSBs of the data-memory addressshift:Left shift value from 0 to 15 (defaults ton:Value from 0 to 7 designating the next islk:16-bit long immediate valueind:Select one of the following seven option**+**0+**BR0+						ts to (ext a ption:	uxilia	ary re	giste	er					
Opcode	AN	D dr	na													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	1	0	0				dma			
	AN	D inc	/[, A l	R <i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	1	0	1		ARU		Ν		NAR	
	Note	e: A	RU, N	, and	NAR a	are def	ined i	n sect	ion 6.3	3, Indi	rect Ac	dress	sing M	ode (bage 6	-9).
	AN	D #/k	[, sh	oift]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	1	1	0	1	1		s	nift	
								l	k							
	AN	D #/k	. 16													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	1	0	0	0	0	0	0	1
								I	k							
Execution	Increr <u>Event</u> (ACC $0 \rightarrow A$ (ACC (ACC	(<u>(s)</u> (15:0 (CC(3) (31:0)) AN 31:16)) AN	ID (d 3) ID Ik	ata-ı × 2	shift _	→ AC	C	ss) —	> AC	C(15:	0) [L L)irect ong i ong i	or ir	<u>g mor</u> ndirec ediate ediate hift o	e e

Status Bits	None								
	This instruc	tion is not affect	ed by SXM.						
Description	ANDed with tion in the ad ate address shift, low-or	If direct or indirect addressing is used, the low word of the accumulator is ANDed with a data-memory value, and the result is placed in the low word posi- tion in the accumulator. The high word of the accumulator is zeroed. If immedi- ate addressing is used, the long-immediate constant can be shifted. During the shift, low-order and high-order bits not filled by the shifted value are zeroed. The resulting value is ANDed with the accumulator contents.							
Words	<u>Words</u> 1	<u>Addressing mode</u> Direct or indirect							
	2			Long imme	diate				
Cycles	Cycles for	a Single AND In	struction (Using	Direct and Indire	ect Addressing)				
			Pro	gram					
	Operand	ROM	DARAM	SARAM	External				
	DARAM	1	1	1	1+p				
	SARAM	1	1	1, 2†	1+p				
	External 1+d 1+d 2+d+p								
	[†] If the opera	t If the operand and the code are in the same SARAM block							

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an AND Instruction (Using Direct	
and Indirect Addressing)	

		Program					
Operand	ROM	DARAM	SARAM	External			
DARAM	n	n	n	n+p			
SARAM	n	n	n, n+1†	n+p			
External	n+nd	n+nd	n+nd	n+1+p+nd			

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

Cycles for a Single AND Instruction ((Using Long Immediate Addressing)

ROM	DARAM	SARAM	External
2	2	2	2+2p

Example 1	AND	16	;(DP = 4:	addresses 0200)h-027Fh)
			Before Instruction		After Instruction
		Data Memory 0210h	00FFh	Data Memory 0210h	00FFh
		ACC	12345678h	ACC	00000078h
Example 2	AND	*			
			Before Instruction		After Instruction
		ARP	0	ARP	0
		AR0	0301h	AR0	0301h
		Data Memory		Data Memory	
		0301h	0FF00h	0301h	0FF00h
		ACC	12345678h	ACC	00005600h
Example 3	AND	#00FFh,	. 4		
			Before Instruction		After Instruction
		ACC	12345678h	ACC	00000670h

Syntax	APAC
Operands	None
Opcode	
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 1 1 1 0
Execution	Increment PC, then (ACC) + shifted (PREG) \rightarrow ACC
Status Bits	Affected byAffectsPM and OVMC and OV
	This instruction is not affected by SXM.
Description	The contents of PREG are shifted as defined by the PM status bits of the ST1 register (see Table 7–7) and added to the contents of the accumulator. The result is placed in the accumulator. APAC is not affected by the SXM bit of the status register. PREG is always sign extended. The task of the APAC instruction is also performed as a subtask of the LTA, LTD, MAC, MACD, MPYA, and SQRA instructions.

Table 7–7. Product Shift Modes

1

n

n

PM	Bits	_
Bit 1	Bit 0	Resulting Shift
0	0	No shift
0	1	Left shift of 1 bit
1	0	Left shift of 4 bits
1	1	Right shift of 6 bits

Words

Cycles

Cycles for a Single APAC Instruction

ROM	DARAM	SARAM	External
1	1	1	1+p

	Cycles for a Repeat (RF	PT) Execution of an AF	PAC Instruction
ROM	DARAM	SARAM	External

n

n+p



Syntax	B pma	a [, inc	d [, AR n]]						Indire	ect ac	ddres	sing		
Operands	pma: n: ind:		16-bit Value Selec * * 1	from t one	0 to of th	7 de	signa	ating t g sev	the n	ption		ary re	giste	۶r	
Opcode	B pr	na [, i	ind [, AF	R n]]											
	15 14 13 12 11 10 9 8 7 6 5 4 3 2												2	1	0
	0 1 1 1 1 0 0 1 1 ARU N NAR pma														
	pma Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).														
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).														
Execution	pma – Modify		ent AR)	and	(ARF	P) as	spec	cified.							
Status Bits	None														
Description	The current auxiliary register and ARP contents are modified as specified, and control is passed to the designated program-memory address (pma). The pma can be either a symbolic or numeric address.														
Words	2														
Cycles				Су	cles	for a	Sing	le B I	nstru	ction					
	ROM			DAR	AM		-	SAR	٩M			Exter	nal		
	4			4				4				4+4p			
	Note:	tion v	n this instr words hav uction wor	ve ente	red the	e pipe									
Example	В		191,	*+,A	R1										
	to exec	cute fi	91 is loa rom tha is set to	t loca	tion.	The	curre	ent au	xiliar	y reg	ister	-			

Syntax	BACC															
Operands	None															
Opcode	· · · · · · · · · · · · · · · · · · ·	14 0	1 <u>3</u> 1	12 1	11 1	10 1	9 1	8 0	7 0	6 0	5 1	4	3 0	2 0	1 0	0
Execution	$ACC(15:0) \rightarrow PC$															
Status Bits	None															
Description	Contro lator.	lisp	ass	ed to	the ⁻	16-bi	tadd	ress	resid	ling iı	n the	lowe	r half	ofth	eacc	umu-
Words	1															
Cycles					Сус	les fo	or a S	Single	e BA(CC In	struc	tion				
	ROM				DAF	RAM			SAF	RAM			External			
	4				4				4				4+3	р		
	Note:	tion	word	ds hav	ve ent		he pip	eline.							onal in: n, thes	
Example	BACC		;	(AC	C C	onta	ins	the	e va	lue	191)				
	The va to exec							rogra	am co	ounte	er, ar	nd the	e pro	gram	cont	inues

Syntax	BANZ pma	[, ind [, /	AR <i>n</i>]]				Inc	direct a	ddres	sing					
Operands	pma: n: ind:	Value	from (one o	am-me 0 to 7 c of the fo *0+	esigna	ating t Ig sev	he nex	kt auxilia ions: *BR0–		giste	er				
Opcode	BANZ pr	ma [, ind	[, AR n]]											
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1														
	0 1 1 1 1 0 1 1 1 ARU N NAR														
	pma Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).														
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).														
Execution	If (current AR) \neq 0 Then pma \rightarrow PC Else (PC) + 2 \rightarrow PC Modify (current AR) and (ARP) as specified														
Status Bits	None														
Description	Control is p contents of passes to the decrement register (as a symbolic	f the cur he next ii by one. N a loop c	rent a nstruc I loop ounte	auxiliar ction.Th iteratio er) to N-	/ regis le defa ns can -1 prio	ster a ault mo	re not odificat cecuted	zero. (tion to t d by initi	Other he cເ alizin	wise urren g an	, con t AR i auxili	trol is a ary			
Words	2														
Cycles			Cycle	es for a	Single	BANZ	Instru	iction							
	Condition	ROM	-	DA	RAM		SARA	M	Ex	tern	al				
	True	4		4			4		4+	-4p					
	False	2		2			2		2+	·2p					
		'C20x perfo PC disconti				• •	0				n words	s. If			

Example 1	BANZ	PGM0	;(PGM0 labels prog	cam address 0)
			Before Instruction	After Instruction
		ARP	0 ARP	0
		AR0	5h AR0	4h

Because the content of AR0 is not zero, the program address denoted by PGM0 is loaded into the program counter (PC), and the program continues executing from that location. The default auxiliary register operation is a decrement of the current auxiliary register content; thus, AR0 contains 4h at the end of the execution.

or

Example 2

	Before Instruction		After Instruction
ARP	0	ARP	0
AR0	0h	AR0	FFFFh

Because the content of AR0 is zero, the branch is not executed; instead, the PC is incremented by 2, and execution continues with the instruction following the BANZ instruction. Because of the default decrement, AR0 is decremented by 1, becoming -1.

	MAR *,ARO	;Set ARP to point to ARO.
	LAR AR1,#3	;Load AR1 with 3.
	LAR AR0,#60h	;Load AR0 with 60h.
PGM191	ADD *+,AR1	;Loop: While AR1 not zero,
	BANZ PGM191,*-AR0	;add data referenced by AR0
		;to accumulator and increment
		;AR0 value.

The contents of data-memory locations 60h–63h are added to the accumulator.

Syntax	BCND pma, cond 1 [,cond 2] [,]													
Operands	pma:	16-bit program	m-memory addı	ress										
	$\begin{array}{ccc} cond & Condition \\ EQ & ACC = 0 \\ NEQ & ACC \neq 0 \\ LT & ACC < 0 \\ LEQ & ACC \leq 0 \\ GT & ACC > 0 \\ GEQ & ACC \geq 0 \\ NC & C = 0 \\ C & C = 1 \\ NOV & OV = 0 \\ OV & OV = 1 \\ BIO & BIO low \\ NTC & TC = 0 \\ TC & TC = 1 \\ UNC & Unconditionally \\ \end{array}$													
Opcode	15 14 1	3 12 11 10	987	6 5 4	3 2 1 0									
	1 1 '			ZLVC	ZLVC									
	Note: The T	P and ZLVC fields	pma are defined on pag	es 7-3 and 7-4.										
Execution	Then pr	ID <i>cond</i> 2 AND na → PC rement PC												
Status Bits	None													
Description	fied conditio example, tes	ns are met. Not	all combination GT is contradic	s of conditions a	s (pma) if the speci- ire meaningful. For testing BIO is mu-									
Words	2													
Cycles		Cycles	for a Single BC	ND Instruction										
	Condition	ROM	DARAM	SARAM	External									
	True	4	4	4	4+4p									
	False	2	2	2	2+2p									
	Note: The'	C20x performs spe	culative fetching by	reading two addition	al instruction words. If									

Note: The 'C20x performs speculative fetching by reading two additional instruction words. If the PC discontinuity is taken, these two instruction words are discarded.

Example BCND PGM191, LEQ, C

If the accumulator contents are less than or equal to zero and the carry bit is set, program address 191 is loaded into the program counter, and the program continues to execute from that location. If these conditions do not hold, execution continues from location PC + 2.

Syntax												Direct addressing Indirect addressing						
Operands	dma:7 LSBs of the data-mediatebit code:Value from 0 to 15 inn:Value from 0 to 7 desind:Select one of the foll* *+ *- *0+									ing w ting t g sev	/hich he n	bit to ext a ption	uxilia	•	-		–1)	
Opcode	BIT dma, bit code																	
	г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		0	1	0	0		bit c	ode		0				dma				
	BIT ind, bit code [,ARn]																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	l	0	1	0	0			ode		1		ARU		Ν		NAR		
		Note	: Al	RU, N	, and I	NAR a	are def	ined	in secti	on 6.3	3, Indi	irect Ad	ddress	sing M	ode (p	age 6	-9).	
Execution					then er (15		t cod	e)) -	→ TC									
Status Bits	<u>Ai</u> T(<i>ffect:</i> C	<u>s</u>															
Description	bi in cc Fi	t of struc struc orres gure	statu ctions ponc 7–1	s reo s also ds to . For	gister o affe a ce	ST1 ect th rtain	I. No ne TC bit n , if yo	te th C bit umb u wa S).	cified the the in ST er of the int to e	e BIT 1. A the d copy	FT, C bit d lata- bit 6	CMPR code memo 5, you	t, LS value ory v spec	T #1 e is s alue,	, and speci as s	I NO fied t show	RM that n in	

Figure 7–1. Bit Numbers and Their Corresponding Bit Codes for BIT Instruction


Cycles for a Single BIT Instruction Program Operand ROM DARAM SARAM External DARAM 1 1 1 1+p SARAM 1 1 1, 2† 1+p 1+d 2+d+p External 1+d 1+d

Cycles for a Repeat (RPT) Execution of a BIT Instruction

[†] If the operand and the code are in the same SARAM block

		oyoloo lol u l			detton
			Pro	ogram	
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+1†	n+p
	External	n+nd	n+nd	n+nd	n+1+p+nd
	† If the opera	and and the cod	e are in the same SARA	M block	
Example 1	BIT	0h,15	;(DP = 6).	Test LSB at	300h
			Before Instruction		After Instruction
		1 Memory 300h	4DC8h	Data Memory 300h	4DC8h
		тс	0	TC	0
Example 2	BIT	*,0,AR1	;Test MSB at	t 310h, then	set ARP = 1
			Before Instruction		After Instruction
		ARP	0	ARP	1
		AR0	310h	AR0	310h
		a Memory 310h	8000h	Data Memory 310h	8000h
		тс	0	тс	1

Syntax			dma nd [,	AR	n]							Direc [:] Indire			•		
Operands	dm n: ind			Va	alue	from	0 to 7 of the	7 de	-	ting t g sev	he r	ext a ption		ary re	giste	۶r	
Opcode	E	зітт	r dm	a													
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	1	1	0	1	1	1	1	0				dma			
	E	BITT	r ina	(, A l	R <i>n</i>]												
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	1	1	0	1	1	1	1	1		ARU		N		NAR	
	N	lote:	A	RU, N	, and	NAR a	are def	ined	in sect	ion 6.3	3, Ind	irect Ac	ddress	sing M	lode (p	bage 6	6-9).
Execution					then er (15		REG(3:0))) ightarrow T	С							
Status Bits	<u>Aff</u> TC	ects	<u>5</u>														
Description	TC inst cifie	bit truc ed b	of st tions	atus s also bit co	regis b affe	ster S ct the	ST1. N e TC I	vote bit in	that t statu	the B is reg	ITT, jistei	ne dat CMP r ST1. SBs o	R, LS The	ST #1 bit n	l, an umbe	d NO er is s	RM spe-

Figure 7–2. Bit Numbers and Their Corresponding Bit Codes for BITT Instruction

Bit code (in 4	LSBs of TREG)	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Bi	t number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MSB		•	•		Da	ata-m	emor	y valu	le	•					LSB
Words		1															

Cycles for a Single BITT Instruction

		Pro	gram	
Operand	ROM	DARAM	SARAM	External
DARAM	1	1	1	1+p
SARAM	1	1	1, 2†	1+p
External	1+d	1+d	1+d	2+d+p

 † If the operand and the code are in the same SARAM block

		F	Program	
Operand	ROM	DARAM	SARAM	External
DARAM	n	n	n	n+p
SARAM	n	n	n, n+1†	n+p
External	n+nd	n+nd	n+nd	n+1+p+nd

Cycles for a Repeat (RPT) Execution of an BITT Instruction

[†] If the operand and the code are in the same SARAM block

Example 1	BITT	00h	;(DP = 6) T ;at 300h	est bit 14 of	data
			Before Instruction		After Instruction
		Data Memory 300h	4DC8h	Data Memory 300h	4DC8h
		TREG	1h	TREG	1h
		TC	0	TC	1
Example 2	BITT	*	;Test bit 1	of data at 3	10h
			Before Instruction		After Instruction
		ARP	1	ARP	1
		AR1	310h	AR1	310h
	I	Data Memory 310h	8000h	Data Memory 310h	8000h
		TREG	0Eh	TREG	0Eh
		TC	0	тс	0

Syntax	Gene	ral sy	vntax	:	BL	DD s	ourc	e, de	estina	tion						
	BLDD) # /k,	dma	а							Direct		n long	g imr	nedia	ite
	BLDD) # /k,	ind [, AR	n]						sou Indire	ct w		-		
	BLDD) dma	a, # /k	(Direct					ite
	BLDD) ind,	# <i>lk</i> [, AR	n]						Indire		th lor	ng im	imed	iate
Operands	dma: n: lk: ind:		Va 16	alue f 6-bit l	from long	0 to 7 imme of the	7 des ediate	signa e val	ue g sev	the n	ext a		ary re	giste	۶r	
Opcode	BL	DD #	lk, dr	na												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	0	1	0	0	0	0				dma			
									k							
	BL	DD #	lk, in	d [, A	R <i>n</i>]											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	0	1	0	0	0	1		ARU		Ν		NAR	
									k							
	Note	e: A	RU, N	, and I	NAR a	are def	ined i	n sect	ion 6.3	3, <i>Ind</i>	irect Ac	ddress	sing M	lode (j	bage 6	-9).
	BL	DD d	ma, f	#lk												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	0	1	0	0	1	0				dma			
								I	k							
	BL	DD ir	nd, # l	k[, A	R <i>n</i>]											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	0	1	0	0	1	1		ARU		Ν		NAR	
								I	k							
	Note	e: A	RU, N	, and I	NAR a	are def	ined i	n sect	ion 6.3	3, Ind	irect Ac	ddress	sing M	lode (j	bage 6	-9).

Execution	Increment PC, then (PC) \rightarrow MSTACK Ik \rightarrow PC (source) \rightarrow destination For indirect, modify (current AR) and (ARP) as specified (PC) + 1 \rightarrow PC
	While (repeat counter) \neq 0: (source) \rightarrow destination For indirect, modify (current AR) and (ARP) as specified (PC) + 1 \rightarrow PC (repeat counter) -1 \rightarrow repeat counter
	$(MSTACK) \to PC$
Status Bits	None
Description	The word in data memory pointed to by <i>source</i> is copied to a data-memory space pointed to by <i>destination</i> . The word of the source and/or destination space can be pointed to with a long-immediate value or by a data-memory address. Note that not all source/destination combinations of pointer types are valid.
	Note:
	BLDD will not work with memory-mapped registers.
	RPT can be used with the BLDD instruction to move consecutive words in data memory. The number of words to be moved is one greater than the number contained in the repeat counter (RPTC) at the beginning of the instruction. When the BLDD instruction is repeated, the source (destination) address spe-

When the BLDD instruction is repeated, the source (destination) address specified by the long immediate constant is stored to the PC. Because the PC is incremented by 1 during each repetition, it is possible to access a series of source (destination) addresses. If you use indirect addressing to specify the destination (source) address, a new destination (source) address can be accessed during each repetition. If you use the direct addressing mode, the specified destination (source) address is a constant; it will not be modified during each repetition.

The source and destination blocks do not have to be entirely on chip or off chip. Interrupts are inhibited during a BLDD operation used with the RPT instruction. When used with RPT, BLDD becomes a single-cycle instruction once the RPT pipeline is started.

	Cycle	s for a Single BLDD In	struction	
Operand	ROM	DARAM	SARAM	External
Source: DARAM Destination: DARAM	3	3	3	3+2p
Source: SARAM Destination: DARAM	3	3	3	3+2p
Source: External Destination: DARAM	3+d _{src}	3+d _{src}	3+d _{src}	3+d _{src} +2p
Source: DARAM Destination: SARAM	3	3	3 4†	3+2p
Source: SARAM Destination: SARAM	3	3	3 4†	3+2p
Source: External Destination: SARAM	3+d _{src}	3+d _{src}	3+d _{src} 4+d _{src} †	3+d _{src} +2p
Source: DARAM Destination: External	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p
Source: SARAM Destination: External	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p
Source: External Destination: External	4+d _{src} +d _{dst}	4+d _{src} +d _{dst}	4+d _{src} +d _{dst}	6+d _{src} +d _{dst} +2p

 $\ensuremath{^\dagger}$ If the destination operand and the code are in the same SARAM block.

				-
Operand	ROM	DARAM	SARAM	External
Source: DARAM Destination: DARAM	n+2	n+2	n+2	n+2+2p
Source: SARAM Destination: DARAM	n+2	n+2	n+2	n+2+2p
Source: External Destination: DARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} +2p
Source: DARAM Destination: SARAM	n+2	n+2	n+2 n+4 [†]	n+2+2p
Source: SARAM Destination: SARAM	n+2 2n‡	n+2 2n‡	n+2 2n‡ n+4† 2n+2§	n+2+2p 2n+2p‡
Source: External Destination: SARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} n+4+nd _{src} †	n+2+nd _{src} +2p
Source: DARAM Destination: External	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p
Source: SARAM Destination: External	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p
Source: External Destination: External	4n+nd _{src} +nd _{dst} ‡	4n+nd _{src} +nd _{dst}	4n+nd _{src} +nd _{dst}	4n+2+nd _{src} +nd _{dst} +2p

Cycles for a Repe	eat (RPT) Execution	of a BLDD Instruction
-------------------	---------------------	-----------------------

 † If the destination operand and the code are in the same SARAM block ‡ If both the source and the destination operands are in the same SARAM block $^{\$}$ If both operands and the code are in the same SARAM block

Example 1	BLDD	#300h,20	0h ;(DP = 6)		
			Before Instruction		After Instruction
		Data Memory 300h	Oh	Data Memory 300h	Oh
		320h	0Fh	320h	0h
Example 2	BLDD	*+,#321]			
	עענופ	"+,#3ZII	I, ARS		
	עענוס	"+,#321I	Before Instruction		After Instruction
	עענוא	ARP		ARP	After Instruction
	עענוס		Before Instruction	ARP AR2	
		ARP	Before Instruction		3 302h
		ARP AR2	Before Instruction	AR2	3

Syntax	General s	yntax	urce, destination												
	BLPD #pi	na, d	ma							Direct sou		n long	g imr	nedia	te
	BLPD #pi	na, ir	nd [, /	ARn]						Indire sou	ct wi	ith Ioi	ng in	nmedi	ate
Operands	pma:16-bit program-memory addressdma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+*-*0+**BR0+**BR0+												эr		
Opcode	BLPD #	BLPD #pma, dma													
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 0	1	0	0	1	0	1 1	0 ma				dma			
							P .]
	BLPD # 15 14	<i>pma,</i> 13	, ind [12	, AR 11	<i>n</i>] 10	9	8	7	6	5	4	3	2	1	0
	1 0	1	0	0	1	0	1	1		ARU		N		NAR	
							pr	na					1		
Execution	Increment	PC,	then		are del	fined	in sect	tion 6.3	3, Indi	irect Ac	ldress	sing M	lode (page 6	-9).
	$(PC) \rightarrow M$ pma $\rightarrow PC$ (source) – For indired (PC) + 1 –	C → des ct, mo	stinati odify		ent A	R) a	ınd (A	ARP)	as s	pecifi	əd				
	While (rep (sourd For in (PC) - (repea	\Rightarrow e) \rightarrow direct - 1 \rightarrow	dest t, mo PC	inatio dify (on curre				RP) i	as spo	ecifie	ed			
	(MSTACK) ightarrow F	С												
Status Bits	None														

2

Description A word in program memory pointed to by the *source* is copied to data-memory space pointed to by *destination*. The first word of the source space is pointed to by a long-immediate value. The data-memory destination space is pointed to by a data-memory address or auxiliary register pointer. Not all source/destination combinations of pointer types are valid.

RPT can be used with the BLPD instruction to move consecutive words. The number of words to be moved is one greater than the number contained in the repeat counter (RPTC) at the beginning of the instruction. When the BLPD instruction is repeated, the source (program-memory) address specified by the long immediate constant is stored to the PC. Because the PC is incremented by 1 during each repetition, it is possible to access a series of program-memory addresses. If you use indirect addressing to specify the destination (data-memory) address, a new data-memory address can be accessed during each repetition. If you use the direct addressing mode, the specified data-memory address is a constant; it will not be modified during each repetition.

The source and destination blocks do not have to be entirely on chip or off chip. Interrupts are inhibited during a repeated BLPD instruction. When used with RPT, BLPD becomes a single-cycle instruction once the RPT pipeline is started.

Words

7-54

Cycles for a Single BLPD Instruction													
Operand	ROM	DARAM	SARAM	External									
Source: DARAM/ROM Destination: DARAM	3	3	3	3+2p _{code}									
Source: SARAM Destination: DARAM	3	3	3	3+2p _{code}									
Source: External Destination: DARAM	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +2p _{code}									
Source: DARAM/ROM Destination: SARAM	3	3	3 4†	3+2p _{code}									
Source: SARAM Destination: SARAM	3	3	3 4†	3+2p _{code}									
Source: External Destination: SARAM	3+p _{src}	3+p _{src}	3+p _{src} 4+p _{src} †	3+p _{src} +2p _{code}									
Source: DARAM/ROM Destination: External	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p _{code}									
Source: SARAM Destination: External	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p _{code}									
Source: External Destination: External	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	6+p _{src} +d _{dst} +2p _{code}									

Cycles for a Single BLPD Instruction

 † If the destination operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of a BLPD Instruction													
Operand	ROM	DARAM	SARAM	External									
Source: DARAM/ROM Destination: DARAM	n+2	n+2	n+2	n+2+2p _{code}									
Source: SARAM Destination: DARAM	n+2	n+2	n+2	n+2+2p _{code}									
Source: External Destination: DARAM	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +2p _{code}									
Source: DARAM/ROM Destination: SARAM	n+2	n+2	n+2 n+4†	n+2+2p _{code}									

 † If the destination operand and the code are in the same SARAM block

 \ddagger If both the source and the destination operands are in the same SARAM block \$ If both operands and the code are in the same SARAM block

Operand	ROM	DARAM	SARAM	External									
Source: SARAM Destination: SARAM	n+2 2n‡	n+2 2n‡	n+2 2n‡ n+4† 2n+2§	n+2+2p _{code} 2n+2p _{code} ‡									
Source: External Destination: SARAM	n+2+np _{src} †	n+2+np _{src}	n+2+np _{src} n+4+np _{src} †	n+2+np _{src} +2p _{code}									
Source: DARAM/ROM Destination: External	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p _{code}									
Source: SARAM Destination: External	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p _{code}									
Source: External Destination: External	4n+np _{src} +nd _{dst} ‡	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+2+np _{src} +nd _{dst} + 2p _{code}									

Cycles for a Repeat (RPT) Execution of a BLPD Instruction (Continued)

[†] If the destination operand and the code are in the same SARAM block [‡] If both the source and the destination operands are in the same SARAM block

\$ If both operands and the code are in the same SARAM block

Example 1	BLPD	#800h,0)0h ;(D	P=6)		
			Before I	nstruction		After Instruction
	Prog	ram Memory 800h		0Fh	Program Memory 800h	0Fh
	Da	ta Memory 300h		0h	Data Memory 300h	0Fh
Example 2	BLPD	#800h,*	*,AR7			
			Before I	nstruction		After Instruction
		ARP		0	ARP	7
		AR0		310h	AR0	310h
	Prog	ram Memory 800h		1111h	Program Memory 800h	1111h
	Dat	a Memory 310h		0100h	Data Memory 310h	1111h

Syntax	CALA														
Operands	None														
Opcode		1 <u>4 13</u> 0 1	12 1	11 1	10 1	9 1	8 0	7 0	6 0	5 1	4	3 0	2 0	1 0	0
Execution	PC + 1 ACC(1		•												
Status Bits	None														
Description	The cu the sta loaded	ick (TC). Т	hen,	the c	onte	nts c	of the	lowe	er ha	If of t	the a			•
	The C	ALA in	struct	ion is	sused	d to p	perfo	rm co	ompi	uted	subro	outin	e cal	ls.	
Words	1														
	1														
Cycles	I			Сус	cles fo	or a S	Single	e CAI	LA In	struc	tion				
Cycles	ROM			-	cles fo RAM	or a S	Single		LA In RAM	struc	tion	Ext	ernal		
Cycles				-		or a S	Single			struc	tion	Ext 4+3			
Cycles	ROM	tion we	this ins ords ha tion wo	DAI 4 tructio	RAM n react	hes th he pip	e exec	SAF 4 cute pl	RAM	f the p	ipelin	4+3 e, two	sp additio	onalin	
Cycles	ROM 4	tion we	ords ha	DAI 4 tructio	RAM n react	hes th he pip	e exec	SAF 4 cute pl	RAM	f the p	ipelin	4+3 e, two	sp additio	onalin	
-	ROM 4 Note:	tion we	ords ha tion wo	DAI 4 tructio	RAM n reac tered t re disc	hes th he pip arded	e exec	SAF 4 cute pl Wher	RAM	of the p PC dis	ipelin	4+3 e, two nuity is	additio	onalin	e two
-	ROM 4 Note:	tion we instruc	ords ha tion wo	DAI 4 tructio	RAM n reac tered t re disc	hes th he pip arded	e exec beline. structi	SAF 4 cute pl Wher	RAM	f the p °C dis PC	ipelin	4+3 e, two nuity is	additio	onal in h, thes	e two ction 83h
-	ROM 4 Note:	tion we	ords ha tion wo C C	DAI 4 tructio	RAM n reac tered t re disc	hes th he pip arded	e exec eline. • • • • • • • •	SAF 4 cute pl Wher	RAM	of the p PC dis	ipelin	4+3 e, two nuity is	additio	onal in h, thes	e two ction

Syntax	CALL pma [, ind [, ARn]] Indirect addressing												
Operands	pma: 16-bit program-memory address n: Value from 0 to 7 designating the next auxiliary register ind: Select one of the following seven options: * *+ *- *0+ *0- *BR0+ *BR0- CALL pma [, ind [, ARn]]												
Opcode	+ - 0+ 0- BR0+ BR0- CALL pma [, ind [, ARn]] 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 1 0 1 ARU N NA pma Note: ARU, N, and NAR are defined in section 6.3, Indirect Addressing Mode (page)												
Execution	$PC + 2 \rightarrow pma \rightarrow P$ Modify (c		specified.										
Status Bits	None												
Description	the stack address, a	(TOS). Then, the conten	ts of the pma, eith ecution continue	nd pushed onto the top of ner a symbolic or numeric s at this address. The cur- ed as specified.									
Words	2												
Cycles		Cycles for a S	ngle CALL Instru	ction									
	ROM	DARAM	SARAM	External									
	4	4	4	4+4p†									
	tic	hen this instruction reaches the on words have entered the pipe struction words are discarded.											
Example	CALL	191, *+, AR0 Before Inst ARP AR1 PC TOS	Tuction1ARF05hAR130hPC100hTOS	06h									

Program address 0BFh (191) is loaded into the program counter, and the program continues executing from that location.

Syntax	CC <i>pma</i> , <i>co</i>	ond 1 [, <i>cond</i> 2] [,]									
Operands	pma:16-bit program-memory addresscondConditionEQ $ACC = 0$ NEQ $ACC \neq 0$ LT $ACC < 0$ LEQ $ACC \leq 0$ GT $ACC > 0$ GEQ $ACC \geq 0$ NC $C = 0$ C $C = 1$ NOV $OV = 1$ BIOBIO lowNTC $TC = 0$ TC $TC = 1$ UNCUnconditionally											
Opcode		<u>13 12 11 1(</u> 1 0 1 0		6 5 4	3 2 1 0							
	1 1	1 0 1 0	TP pma	ZLVC	ZLVC							
	Note: The	TP and ZLVC fields	are defined on pag	es 7-3 and 7-4.								
Execution	Then PC pm Else	ND <i>cond</i> 2 AND + 2 \rightarrow TOS a \rightarrow PC rement PC										
Status Bits	None											
Description	fied condition example, te tually exclu	ons are met. Not esting for LT and	all combination GT is contradic C. The CC inst	s of conditions tory. In addition	es (pma) if the speci- are meaningful. For n, testing BIO is mu- es like the CALL in-							
Words	2											
Cycles		Cycle	s for a Single C	C Instruction								
	Condition	ROM	DARAM	SARAM	External							
	True	4	4	4	4+4p†							
	False	2	2	2	2+2p							
	[†] The process	sor performs specul	ative fetching by rea	ding two additional	instruction words. If the							

[†] The processor performs speculative fetching by reading two additional instruction words. If the PC discontinuity is taken these two instruction words are discarded.

Example CC PGM191, LEQ, C

If the accumulator contents are less than or equal to zero and the carry bit is set, 0BFh (191) is loaded into the program counter, and the program continues to execute from that location. If the conditions are not met, execution continues at the instruction following the CC instruction.

Syntax	CLRC	CLRC control bit														
Operands	control bit:			Selec SNF NTM OVM SXM C S	Ca R/ Int Ov Si	e of th arry b AM co cerrup verflo gn-e» st/co = pin	bit of onfig ot mo ow m ktens ntrol	statu uratio ode b ode k sion n flag	s reg on co it of s oit of node bit of	jister ontrol statu statu bit o	ST1 bit c s reg is reg f stat us re	of sta ister gister tus re giste	ST0 r ST(egist er ST) er S1		Г1
Opcode	CLRC	С														
			1 <u>3</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8	7	<u>6</u> 1	5 0	4	<u>3</u> 1	2	<u>1</u> 1	0
	CLRC								0		0	0				0
			3	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	1	0	0
	CLRC	INTN	1													
			1 <u>3</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8	7	<u>6</u> 1	5 0	4	3	2	1 0	0
		0	1	1	1	1	1	0	0	1	0	0	0	0	0	0
	CLRC	OVN	I													
			1 <u>3</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	70	<u>6</u> 1	<u>5</u> 0	4	<u>3</u> 0	2	<u>1</u> 1	0
	CLRC															
			3	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	1	1	0
	CLRC	тс														
			3	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	1	0	1	0
	CLRC	XF														
	15		1 <u>3</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8 0	7	<u>6</u> 1	5 0	4	<u>3</u> 1	2	1 0	0
Execution	Increm $0 \rightarrow cc$	ient F	PC,	then		1	1	0	0		0	0	1	1	0	
Status Bits	None															
Description	The sp be use on pag	d to lo	bad	STO	and	ST1	. See	sect	ion 4	.5, <i>S</i>	tatus	Reg	ister	s ST		

Words	1			
Cycles		Cycles for a S	Single CLRC Instruct	ion
	ROM	DARAM	SARAM	External
	1	1	1	1+p
			Γ) Execution of a CLI	
	ROM	DARAM	SARAM	External
	n	n	n	n+p
Example	CLRC TC	;(TC is bit 11	,	
	ST	Before Ins	x9xxh ST1	After Instruction

Syntax	CMPL														
Operands	None														
Opcode	15 14 1 0	13 1	<u>12</u> 1	11 1	10 1	9 1	8 0	7 0	6 0	5 0	4 0	3 0	2 0	1 0	0
Execution	$\frac{\text{Increment}}{(\text{ACC})} \rightarrow $		then												
Status Bits	None														
Description	The conte							•	aced	with	its I	ogica	al inv	ersic	n (1s
Words	1														
Cycles	Cycles for a Single CMPL Instruction ROM DARAM SARAM External														
Cycles	ROM					or a S	Single			struc	ction	Ext	ernal		
Cycles	ROM 1					or a S	Single			struc	tion	Ext			
Cycles	1	ycles	s for a	DAF	RAM			SAI 1	RAM			1+p)		
Cycles	1	Cycles	s for a	DAF 1 a Re	RAM			SAI 1 ecutio	RAM			1+p Instr)	n	
Cycles	1C	Cycles	s for a	DAF 1 a Re	RAM peat			SAI 1 ecutio	RAM on of			1+p Instr	uctio ernal	n	

Syntax	СМР	R Cl	И													
Operands	CM:		١	/alue	fror	n 0 to	53									
Opcode	15 1	14 0	13 1	12 1	11 1	10 1	9 1	<u>8</u> 1	7 0	6 1	5 0	4	3 0	2 1	1 C	0 M
Execution	Incre Com regis	pare	(cur			to (A	.R0)	and	place	e the	resu	ult in	the 1	ſC bi	t of s	status
Status Bits	<u>Affec</u> TC	<u>ots</u>														
	This	instr	uctio	n is r	not a	ffecte	ed by	SXN	/l. It c	loes	nota	affec	t SXN	Л.		
Description	The	СМР	R ins	struct	tion p	perfo	rms a	a con	npari	son	spec	ified	by th	e val	ue o	f CM:
	If CM If CM If CM If CM	1 = 0 1 = 1	1, tes 0, tes	st wh st wh	ethe ethe	r (cu r (cu	rrent rrent	AR) AR)	< (Al > (Al	R0) R0)						
	If the is cle				ue, tl	ne TC	C bit i	is set	to 1.	lf th	e coi	nditic	on is f	alse,	the ⁻	TC bit
	Note comp			uxilia	ary r	egist	er va	lues	are t	reate	ed as	unsi	gned	linte	gers	in the
Words	1															
Cycles					Сус	les fo	or a S	Single	e CMI	PR In	stru	ction				
	RON	Л			DAI	RAM			SAF	RAM			Ext	ernal		
	1				1				1				1+p)		
		C	Cycle	s for	a Re	peat	(RPT) Exe	cutio	on of	an C	MPR	Instr	uctio	n	
	RON	Л			DAI	RAM			SAF	RAM			Ext	ernal		
	n				n				n				n+p)		
Example	CMPF	ર	2	2					nt Al	R) >	> (A	R0)		A 64 a m 1		
			ARP			Бего	reins	tructi	4		ARP		، ۲	After I	nstru	4
			AR0					0FFF			AR0		Г		0F	FFFh
			AR4					7FF			AR4		Γ			FFFh
			тс						1		тс		Ē			0

Syntax	DMOV dma DMOV ind [, AF	R <i>n</i>]						ect ado rect ad		-		
Operands	n: Va		m 0 to e of the	7 des	signa	ting t g sev	he next en optic		ary re	egiste	er	
Opcode	DMOV dma											
	15 14 13	12 1		9	8	7	6 5	4	3	2	1	0
	0 1 1	1 () 1	1	1	0			dma			
	DMOV ind [, .	AR n]										
	15 14 13	12 1		9	8	7	6 5		3	2		0
	• • •	1 (-	1 n secti		AR , Indirect	-	N Sing M	lode (r	NAR	-0)
			vare de	inicai	11 3000	011 0.0	, mancer	Auu 03	sing w	000 ()	age o	5).
Execution	Increment PC, t (data-memory a) ightarrowda	ta-m	emor	y ado	dress +	1				
Status Bits	<u>Affected by</u> CNF											
Description	The contents of tents of the next tion to the next I unaltered.	higher	addres	s. Wł	nen d	ata is	copied	from th	ie ad	dress	sedlo	ca-
	DMOV works or figurable RAM b data move func function cannot ifies an external but performs <i>no</i>	block if t ction is be perfe	hat bloc continu ormed o y addre	ck is o lous on ex	config acros acros	gured ss blo al data	as data ock bou a memo	memo ndarie ry. If th	ory. Ir s. Th e ins	n add ne da tructi	ition, ita mo on sp	the ove ec-
	The data move in digital signal MACD instructio	process	sing. Tl	he D	моv	func	tion is a	subta	sk of	the	LTD a	and
Words	1											

Program Operand ROM DARAM SARAM External DARAM 1 1 1 1+p 1, 3† SARAM 1 1 1+p External[‡] 2+2d 2+2d 2+2d 5+2d+p

Cycles for a Single DMOV Instruction

[†] If the operand and the code are in the same SARAM block

[‡] If used on external memory, DMOV reads the specified memory location but performs no operations.

		Program													
Operand	ROM	DARAM	SARAM	External											
DARAM	n	n	n	n+p											
SARAM	2n–2	2n-2	2n–2, 2n+1†	2n–2+p											
External [‡]	4n-2+2nd	4n-2+2nd	4n-2+2nd	4n+1+2nd+p											

Cycles for a Repeat (RPT) Execution of a DMOV Instruction

[†] If the operand and the code are in the same SARAM block

[‡] If used on external memory, DMOV reads the specified memory location but performs no operations.

DMOV	DAT8	;(DP = 6)		
		Before Instruction		After Instruction
	Data Memory 308h	43h	Data Memory 308h	43h
	Data Memory 309h	2h	Data Memory 309h	43h
DMOV	*,AR1			
		Before Instruction		After Instruction
	ARP	0	ARP	1
	AR0	30Ah	AR0	30Ah
	Data Memory 30Ah	40h	Data Memory 30Ah	40h
	Data Memory 30Bh	41h	Data Memory 30Bh	40h
		Data Memory 308h Data Memory 309h DMOV *, AR1 ARP AR0 Data Memory 30Ah Data Memory	Before Instruction Data Memory 308h 43h Data Memory 309h 2h DMOV * , AR1 Before Instruction ARP 0 AR0 30Ah Data Memory 30Ah 40h	Before Instruction Data Memory 308h Data Memory 308h Data Memory 309h 2h Data Memory 309h 2h DMOV * , AR1 Before Instruction ARP 0 AR0 30Ah Data Memory 30Ah Data Memory 30Ah Data Memory Data Memory 30Ah Data Memory Data Memory 30Ah

Syntax	IDLE															
Operands	None	Э														
Opcode	15 1	14 0	13 1	12 1	11 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 1	4	3 0	2 0	1 1	0
Execution	Incre	ment	t PC,	ther	n wai	t for u	unma	asked	d or r	nonm	aska	able ł	hardv	vare	inter	rupt.
Status Bits	<u>Affec</u> INTN		<u>by</u>													
Description	recei NMI, ter a enter erals proce The i intern rupts rupt, I rupt rupt rupt rupt rupt	ves a or re powe rs pove rema essor dle st rupt r s whe the C f INT outin f INT he ID and r	a requ set. I er-do wer c ain a : tate i mode n it is CPU' M is e. M is oLE. eset	uest f Exec wn m lown ctive s set s set s set 1, the are r	irom a ution node ; it is ; thu ted b of sta to 1. kt act e pro	an un of th . The not ir s, the y an r atus r) Wh tion, I gram	mas e IDI PC i ncren ir int unma regis en th nowe brar i con	ked h _E ins s incr nente errup askee ter S ie idle ever, nches tinue	nardv struc reme ed du ots an d inte TO, r e sta depe s to th es exe fore,	vare i tion c nted ring t e arr erruph norm te is c ends ne cc ecutii	ntern cause once the ic nong t eve ally c exite on IN orresp ng at	rupt (es the e befo dle sta thos n if IN disab d by NTM: coond	exter exter i C2 ore th ate. (e tha UTM les r an u ing ir instru e is e	rnal o 4x/'C he 'C2 On-ch it car is 1. (naska nmas nterru uctior xited	r inte 20x 24x/ 1 intp po 1 wak 1 wak (INTI able sked 1 follo by N	A CPU ernal), to en- C20x eriph- ce the M, the inter- inter- inter- inter- inter- inter-
Words	1															
Cycles					Cy	cles f	or a :	Singl	e IDL	E Ins	struct	tion				
	RO	Л			-	RAM			SAF				Ext	ernal		
	1				1				1				1+p			
Example	IDLI	C	;		ard	oces ware										:t,

Syntax	IN dma, PADirect addressingIN ind, PA [, ARn]Indirect addressing
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerPA:16-bit I/O port or I/O-mapped register addressind:Select one of the following seven options:**+**0+**BR0+
Opcode	IN dma , PA
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 0 1 0 1 1 1 1 0 dma
	PA
	IN ind ,PA [,ARn]
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 0 1 0 1 1 1 1 1 ARU N NAR
	PA
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).
Execution	Increment PC, then PA \rightarrow address bus lines A15–A0 Data bus lines D15–D0 \rightarrow data-memory address (PA) \rightarrow data-memory address
Status Bits	None
Description	The IN instruction reads a 16-bit value from an I/Ω location into the specified

DescriptionThe IN instruction reads a 16-bit value from an I/O location into the specified
data-memory location. The IS line goes low to indicate an I/O access. The
STRB, RD, and READY timings are the same as for an external data-memory
read.

The repeat (RPT) instruction can be used with the IN instruction to read in consecutive words from I/O space to data space.

Words

2

Cycles	Cycles for a Single IN Instruction										
			Program								
Operand	ROM	DARAM	SARAM	External							
Destination: DARAM	2+io _{src}	2+io _{src}	2+io _{src}	3+io _{src} +2p _{code}							
Destination: SARAM	2+io _{src}	2+io _{src}	2+io _{src} 3+io _{src} †	3+io _{src} +2p _{code}							
Destination: External	3+d _{dst} +io _{src}	3+d _{dst} +io _{src}	3+d _{dst} +io _{src}	6+d _{dst} +io _{src} +2p _{code}							

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an IN Instruction

	Program										
Operand	ROM	DARAM	SARAM	External							
Destination: DARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}							
Destination: SARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src} 2n+2+nio _{src} †	2n+1+nio _{src} +2p _{code}							
Destination: External	4n–1+nd _{dst} + nio _{src}	4n–1+nd _{dst} +nio _{src}	4n–1+nd _{dst} +nio _{src}	4n+2+nd _{dst} +nio _{src} + 2p _{code}							

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

Example 1	IN	7,1000h	;Read in word from peripheral on ;port address 1000h. Store word in ;data memory location 307h (DP=6).
Example 2	IN	*,5h	<pre>;Read in word from peripheral on ;port address 5h. Store word in ;data memory location specified by ;current auxiliary register.</pre>

Syntax	INTR	ĸ														
Operands	K:			/alue o bra			31 1	hat i	ndica	ites t	he in	iterru	ipt ve	ector	locat	ion
Opcode	15 1	14 0	<u>13</u> 1	12 1	11 1	<u>10</u> 1	9 1	8 0	7 0	6 1	5 1	4	3	2 K	1	0
Execution	(PC) corre				rrupt	vect	or lo	catio	$n \to I$	ъС						
Status Bits	<u>Affec</u> INTN															
	This	instru	uctio	n is r	not a	ffecte	ed by	INTI	М.							
Description	sente that t K. Th routin to be ing K the v INTM exter	ed by rans ne ve ne. T exec valu alue 1 bit r nal i rhal i	a va fers (ctor a hus, cuted es, s PC - nor th nterr e is g	Ilue h prograt tha the in from ee Ta e Ta + 1 (1 ne inf upts jener	K fror ram (t add nstru nyou able s the r terru look	m 0 to contr dress ictior r soft 5–5 c eturn pt ma s exa	o 31. ol to then allo ware on pa add asks actly	The the p lead ws an . For ge 5- ress) affec like	INTF orogr s to t ny or a list -15. [) is p t the an e	R inst am-r he co ne of of in Ourin Ushe INTF xterr	ruction nemo orres the i terrup g exe d on R ins nal in	on is pry a pond nterr pts a ecution to the truction	a so ddre ling ir upt s nd th on of e sta on. <i>A</i> upt (a	ftwar ss sp nterru ervic eir cc the in ck. N An IN an int	e inte pecifi upt se rou prresp nstru leithe TR fe	epre- errupt ed by ervice utines bond- ction, er the bot ac- y set-
Cycles					Су	cles f	or a	Singl	e INT	R Ins	struc	tion				
	RON	1			DAF	RAM			SAF	RAM			Ext	ernal		
	4				4				4				4+3	p†		
									oy read on wo					iction	words	If the
Example	INTR	2		3		;	The	n cc	is j ontro loca	ol i	s p	asse				

Syntax	LACC dma [, shift] LACC dma, 16 LACC ind [, shift [, ARn]] LACC ind, 16[, ARn] LACC #lk [, shift]											Direct addressing Direct with left shift of 16 Indirect addressing Indirect with left shift of 16 Long immediate addressing								
Operands	dma: shift: n: Ik: ind:		Lo V: 10	eft sh alue 1 6-bit	iift va from long	alue f 0 to imme of the	rom 7 de: ediat	nemo 0 to 1 signa e vali owinę *0–	15 (de ting t ue g sev	efaul he n	ts to ext a ption	uxilia	ary re	giste	ï					
Opcode		CC a	-		-				_		_									
	15	14 0	13 0	12 1	11	10 sł	9 nift	8	7 0	6	5	4	3 dma	2	1	0				
	LA 15	СС а 14	<i>lma, '</i> 13	16 12	11	10	9	8	7	6	5	4	3	2	1	0				
	0	1	1	0	1	0	1	0	0				dma							
	LA	CC ir	nd[, .	shift[, A R	n]]														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	0	0	0	1		sł	nift		1		ARU		Ν		NAR					
	Not LA	e: A CC ir				are de	fined i	n sect	ion 6.3	3, Indi	rect Ad	ddres	sing M	<i>ode</i> (p	age 6	-9).				

		,	· L,												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1	0	1	0	1		ARU		Ν		NAR	

Note: ARU, N, and NAR are defined in section 6.3, *Indirect Addressing Mode* (page 6-9).

LAC	CC #	lk [, s	shift]												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	1	1	0	0	0		sł	nift	
							I	k							

Execution	<u>Event</u>	Addressing modeEventAddressing modedata-memory address) $\times 2^{\text{shift}} \rightarrow \text{ACC}$ Direct or indirect									
	(data-mem	ory address) × 2	$2^{16} \rightarrow ACC$	Direct or	indirect (shift of 16)						
	$lk \times 2^{shift}$ –	→ ACC		Long imr	mediate						
Status Bits	<u>Affected by</u> SXM	<u>Affected by</u> SXM									
Description	left shifted	and loaded into	the accumulato	or. During shifting	16-bit constant are g, low-order bits are d zeroed if SXM = 0.						
Words	<u>Words</u> 1			<u>Address</u> Direct or	<i>ing mode</i> indirect						
	2			Long imr	mediate						
Cycles	Cycles for	a Single LACC		-	direct Addressing)						
				rogram							
	Operand	ROM	DARAM	SARAM	External						
	DARAM	1	1	1	1+p						
	SARAM	1	1	1, 2†	1+p						
	External 1+d 1+d 1+d 2+d+p										
	† If the opera	and and the code ar	e in the same SAR	AM block							
	Cycles fo) Execution of a and Indirect Add		tion (Using Direct						
			Р	rogram							

		-	5	
Operand	ROM	DARAM	SARAM	External
DARAM	n	n	n	n+p
SARAM	n	n	n, n+1†	n+p
External	n+nd	n+nd	n+nd	n+1+p+nd

[†] If the operand and the code are in the same SARAM block

Cycles for a Single LACC Instruction (Using Immediate Addressing)

ROM	DARAM	SARAM	External
2	2	2	2+2p

Example 1	LACC	б,4	;(DP = 8: a ;SXM = 0)	ddresses 04	00h-047Fh,
			Before Instruction		After Instruction
	[Data Memory 406h	01h	Data Memory 406h	01h
		ACC X	012345678h	ACC X	10h
		С		С	
Example 2	LACC	*,4	;(SXM = 0)		
			Before Instruction		After Instruction
		ARP	2	ARP	2
		AR2	0300h	AR2	0300h
	[Data Memory 300h	0FFh	Data Memory 300h	0FFh
		ACC X	12345678h	ACC X	0FF0h
		-		-	
Example 3	LACC	#0F0001	n, 1; (SXM = 1)		
			Before Instruction		After Instruction
		ACC X C	012345678h	ACC X C	FFFFE000h

Syntax	LACL ind [, ARn]								Direct addressing Indirect addressing Short immediate							
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerk:8-bit short immediate valueind:Select one of the following seven options:**+**0+* 8-0+									ſ						
Opcode	LAC	CL dr	ma													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	0	0	1	0				dma			
	LAC	CL in	d[, A	(R <i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	0	0	1	1		ARU		Ν		NAR	
	Note	e: Al	RU, N	, and I	NAR a	are def	ined i	n sect	ion 6.3	3, Indi	irect Ac	dress	sing M	<i>lode</i> (p	age 6	6-9).
		CL #/														
	15	14 0	13 1	12 1	11 1	10 0	9	8	7	6	5	4	3 K	2	1	0
	1	0	1	I	I	0	0	I				1	K			
Execution	Increm Event $0 \rightarrow A$ (data- $0 \rightarrow A$ $k \rightarrow A$	<u>s</u> (CC(3 mem (CC(3	31:16 ory a 31:8)	ð) addre		ightarrow AC	C(1	5:0)			<i>Addre</i> Direct Short	t or ii	ndire	ct		
Status Bits	This ir	nstrue	ction	is no	ot affe	ected	by S	SXM.								
Description	The constant constant half of number the op	ant ai f the er rat	re loa accu her t	aded mula han a	into itor is a 2s-	the 1 s zero comp	6 lov bed. blem	v-ord The ent n	er bit data umbe	s of is tre er. T	the a eated here i	ccum as a is no	nulato in un sign	or. Th signe exte	ne up ed 16	per S-bit
Words	1															

Cycles for a Single LACL Instruction (Using Direct and Indirect Addressing)

	Program										
Operand	ROM	DARAM	SARAM	External							
DARAM	1	1	1	1+p							
SARAM	1	1	1, 2†	1+p							
External	1+d	1+d	1+d	2+d+p							

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an LACL Instruction (Using Direct and Indirect Addressing)

		Program										
Operand	ROM	DARAM	SARAM	External								
DARAM	n	n	n	n+p								
SARAM	n	n	n, n+1†	n+p								
External	n+nd	n+nd	n+nd	n+1+p+nd								

 † If the operand and the code are in the same SARAM block

Cycles for a Single LACL Instruction (Using Immediate Addressing)

ROM	DARAM	SARAM	External
1	1	1	1+p

Example 1	LACL	1	;(DP = 6:	addresses (0300	h-037Fh)
			Before Instruction			After Instruction
		Data Memory 301h ACC X C	Oh 7FFFFFFh		X C	0h
Example 2	LACL	*-,AR4				
			Before Instruction			After Instruction
		ARP	0	ARP		4
		AR0	401h	AR0		400h
		Data Memory 401h	00FFh	Data Memory 401h		00FFh
		ACC X	7FFFFFFh	ACC	X	0FFh
		С		-	С	



Syntax	LACT LACT			<i>n</i>]							Direc [:] ndire			•		
Operands	dma: n: ind:		Va	alue f	from	0 to of the	7 de	nemo signa lowing *0–	iting t g sev	he n	ext a ption		ary re	giste	er	
Opcode	LA	CT di	ma													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	0	1	1	0				dma			
	LA	CT in	d[, 🖡	(R <i>n</i>]												
	15	14	13 1	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 Note	1 	-	0 and		0 are det	-	1 in sect	1	3 Indi		Idraco	N Sing M	lode (r	NAR	-9)
	Not	. /(100, H	, and			mea	11 0000		, man	001710	101000	ing w	000 (p	uge o	0).
Execution	If SXN	mem /I = 1 en (d /I = 0	iory a : ata-n :	addre nemc	ess) > ory a	ddres	ss) is	(3:0)) s sign s not :	exte	ndec						
Status Bits	<u>Affect</u> SXM	ted by	Z													
Description	The L has b result a shift der bi	een le ing in code	eft sh shift e prov	ifted optio	. The ons fi a dy	e left : rom (rnam	shift) to 1 ic sh	is spo 5 bits ift me	ecifie s. Usi echar	d by ng th iism.	the fo e fou Durir	our L r LSE ng sh	SBs 3s of hifting	of the the T	e TRI REG	EG, S as
	LACT nent is enced used	s plac l by t	ced ir he da	n the i ata-m	four l nemc	LSBs ory ac	of th dres	ne TR ss. Th	EG r	egist ethoo	er an d of d	d the enor	mar maliz	tissa zatioi	is re n car	fer-
Words	1															

Operand ROM DARAM SARAM External DARAM 1 1 1 1+p 1 SARAM 1 1, 2† 1+p External 1+d 1+d 1+d 2+d+p [†] If the operand and the code are in the same SARAM block Cycles for a Repeat (RPT) Execution of an LACT Instruction Program Operand ROM DARAM SARAM External DARAM n n n n+p SARAM n, n+1† n n n+p External n+nd n+nd n+nd n+1+p+nd [†] If the operand and the code are in the same SARAM block Example 1 1 LACT ;(DP = 6: addresses 0300h-037Fh, ; SXM = 0)**Before Instruction** After Instruction Data Memory Data Memory 301h 1376h 301h 1376h TREG 14h TREG 14h 98F7EC83h 13760h ACC X ACC X С С Example 2 *-,AR3 LACT i(SXM = 1)**Before Instruction** After Instruction 3 ARP 1 ARP 310h 30Fh AR1 AR1 Data Memory Data Memory 310h 0FF00h 310h 0FF00h TREG 11h TREG 11h ACC Х 098F7EC83h ACC X 0FFFFFE00h

С

Cycles for a Single LACT Instruction

Program

С

Syntax	LAR AR <i>x</i> , <i>ind</i> [, AR <i>n</i>] I LAR AR <i>x</i> , <i>#k</i>										Direct addressing Indirect addressing Short immediate addressing Long immediate addressing					-
Operands	x: dma: k: lk: n: ind:	8-bit short immediate value 16-bit long immediate value Value from 0 to 7 designating Select one of the following se							ry ac le le ting t g sev	ldre: :he r	next a	uxilia	-			ded
Opcode	LA 15	R AR 14	<i>x, dr</i> 13	<i>na</i> 12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0		9 X	0	0		5	4	dma		1	
	LA 15	R AR 14	<i>x, in</i> 13	d[, A 12	R n] 11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0		х		1		ARU		Ν		NAR	
	Note		RU, N		NAR a	are def	ined i	n sect	ion 6.3	3, Ind	lirect Ac	ddress	sing M	lode (j	bage 6	-9).
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	0		х						k			
	LA	r ar	x, #I	k												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	1	0	0	0	0	1		х	
								I	k							
Execution	Increi		PC, 1	then	•••						Addre	nanin	~ ~ ~	da		

Execution	Increment PC, then <u>Event</u> (data-memory address) \rightarrow ARx	<u>Addressing mode</u> Direct or indirect
	$k \rightarrow ARx$	Short immediate
	$lk \rightarrow ARx$	Long immediate
Status Bits	None	

Description The contents of the specified data-memory address or an 8-bit or 16-bit constant are loaded into the specified auxiliary register (ARx). The specified constant is treated as an unsigned integer, regardless of the value of SXM.

The LAR and SAR (store auxiliary register) instructions can be used to load and store the auxiliary registers during subroutine calls and interrupts. If an auxiliary register is not being used for indirect addressing, LAR and SAR enable the register to be used as an additional storage register, especially for swapping values between data-memory locations without affecting the contents of the accumulator.

<u>Words</u>	Addressing mode
1	Direct, indirect or
	short immediate
2	Long immediate
	<u>Words</u> 1 2

Cycles

Cycles for a Single LAR Instruction (Using Direct and Indirect Addressing)

	Program			
Operand	ROM	DARAM	SARAM	External
DARAM	2	2	2	2+p _{code}
SARAM	2	2	2, 3†	2+p _{code}
External	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an LAR Instruction (Using Direct and Indirect Addressing)

		Program		
Operand	ROM	DARAM	SARAM	External
DARAM	2n	2n	2n	2n+p _{code}
SARAM	2n	2n	2n, 2n+1†	2n+p _{code}
External	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} p _{code}

[†] If the operand and the code are in the same SARAM block

Cycles for a Single LAR Instruction (Using Short Immediate Addressing)

,	0	0	0,		
ROM	DARAM	SARAM	External		
2	2	2	2+p _{code}		
Cycles for a Single LAR Instruction (Using Long Immediate Addressing)					
ROM	DARAM	SARAM	External		
2	2	2	2+2p		
Example 1	LAR	AR0,16	;(DP = 6: a	ddresses 0300	0h-037Fh)
-----------	-----------	------------------	--	--------------------	-------------------
			Before Instruction		After Instruction
	Da	ata Memory		Data Memory	
		310h	18h	310h	18h
		AR0	6h	AR0	18h
Example 2	LAR	AR4,*-			
			Before Instruction		After Instruction
		ARP	4	ARP	4
	Da	ata Memory		Data Memory	
		300h	32h	300h	32h
		AR4	300h	AR4	32h
	Note:				1
	specified	l by the instruc	Iressing mode ignor ction is the same as 24 is not decrement	that pointed to by	the ARP. There-
Example 3	LAR	AR4,#01	h		
			Before Instruction		After Instruction
		AR4	0FF09h	AR4	01h
Example 4	LAR	AR6,#3F	'FFh		
			Before Instruction		After Instruction
		AR6	Oh	AR6	3FFFh

Syntax	LDP (LDP / LDP #	nd [,	AR n]			Direct addressing Indirect addressing Short immediate addressing									
Operands	dma: n: k: ind:		Va 9-	alue f -bit sl	from hort i one	of the data-memory address om 0 to 7 designating the next auxiliary register ort immediate value one of the following seven options: *- *0+ *0- *BR0+ *BR0-							PL			
Opcode	LDI	> dm	а													
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	0	1	0				dma			
	LDI	> ind	′[, A F	२ <i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	0	1	1		ARU		Ν		NAR	
	Note	e: A	RU, N	l, and	NAR a	are dei	fined i	in sect	ion 6.3	3, Ind	irect Ac	ddress	sing M	<i>lode</i> (p	bage 6	i-9).
	LDI	> # k														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	0					k				
Execution	Increr <u>Event</u> Nine I k → D	SBs				ory a	lddre	ess) -	→ DP		<u>Addre</u> Direc ^a Short	t or i	ndire	ct		
Status Bits	Affect DP										onon					
Description	9-bit in ter ST In dire	DP The nine LSBs of the contents of the addressed data-memory location or a 9-bit immediate value is loaded into the data page pointer (DP) of status regis- ter ST0. The DP can also be loaded by the LST instruction. In direct addressing, the 9-bit DP and the 7-bit value specified in the instruction (dma) are concatenated to form the 16-bit data-memory address accessed by											gis- tion			
	the in	struc	tion.	The	DP p	rovid	es th	ne 9 l	MSBs	s, an	d dma	a pro	vide	s the	7 LS	Bs.
Words	1															

Cycles

Cycles for a Single LDP Instruction (Using Direct and Indirect Addressing)

	Program												
Operand	ROM	DARAM	SARAM	External									
DARAM	2	2	2	2+p _{code}									
SARAM	2	2	2, 3†	2+p _{code}									
External	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}									

 † If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an LDP Instruction (Using Direct and Indirect Addressing)

			Program	
Operand	ROM	DARAM	SARAM	External
DARAM	2n	2n	2n	2n+p _{code}
SARAM	2n	2n	2n, 2n+1†	2n+p _{code}
External	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} p _{code}

[†] If the operand and the code are in the same SARAM block

Cycles for a Single LDP Instruction (Using Short Immediate Addressing)

	ROM	D	ARAM	SAF	RAM	External
	2	2		2		2+p _{code}
Example 1	LDP	127	; (DP	= 511:	addresses	FF80h-FFFFh)
			Before Instr	uction		After Instruction
	ſ	Data Memory FFFFh DP		FEDCh 1FFh	Data Memory FFFFh DP	FEDCh 0DCh
Example 2	LDP	#0h				
			Before Instr	uction		After Instruction
		DP		1FFh	DP	0h
Example 3	LDP	*,AR5				
			Before Instr	uction		After Instruction
		ARP		4	ARP	5
		AR4		300h	AR4	300h
	E	Data Memory 300h		06h	Data Memory 300h	06h
		DP		1FFh	DP	06h

Syntax	LPH dma LPH ind []							Direct a ndirect		-	g		
Operands	dma: 7 LSBs of the data-memory address n: Value from 0 to 7 designating the next auxiliary register ind: Select one of the following seven options: * *+ *0+ *BR0+ *BR0- LPH dma Value Value Value Value Value Value														
Opcode															
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1														
	0 1 1 1 0 1 0 1 0 dma														
	LPH ind [, ARn]														
	15 14	-	12	11	10	9	8	7	6	5 4	4 3	3 2	1	0	
	0 1 Note:	1	1	0	1	0	1	1		ARU rect Addr	١		NAR		
Execution Status Bits	Incremen (data-me None				→PR	EG	(31:1	6)							
Description	The 16 hig data-men The LPH after inter	nory a	ddre	ss. T can l	he lo be us	w-or ed fc	der P or res	REG	bits	are un	affec	ted.	-		
Words	1														
Cycles				Сус	les fo	r a S	ingle	LPH	Instr	uction					
				-				Prog							
	Operand	R	DM		0) AR	M		SAR	AM		Exter	nal		
	DARAM	1			1				1			1+p			
	SARAM	1			1				1, 2 [†]	-		1+p			
	External	1+	·d		1	+d			1+d			2+d+p	1		
	+ 11 11					d	-		1.1						

 † If the operand and the code are in the same SARAM block

		-	,		
			Pro	ogram	
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+1†	n+p
	External	n+nd	n+nd	n+nd	n+1+p+nd
	† If the operation	and and the co	de are in the same SARA	M block	
ple 1	LPH	DAT0	;(DP = 4)		
			Before Instruction		After Instructio
		a Memory 200h	0F79Ch	Data Memory 200h	0F79C
	I	PREG	30079844h	PREG	0F79C9844
ole 2	LPH	*,AR6			
			Before Instruction		After Instructio
		ARP	5	ARP	
		AR5	200h	AR5	200
		a Memory 200h	0F79Ch	Data Memory 200h	0F79C
	,	PREG	30079844h	PREG	0F79C9844

Cycles for a Repeat (RPT) Execution of an LPH Instruction

Syntax			m, d m, ir	lma nd [, /	ARn]					Direct addressing Indirect addressing							
Operands	dm n: m: ind	Value from 0 to 7 designating Select one of the following: 0 Indicates that ST0 wil 1 Indicates that ST1 wil 1: Select one of the following set									he n be k be k	ext a badeo badeo ption	t t	ary re	giste	er	
Opcode	I	LST	#0 ,	dma													
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	0	0	1	1	1	0	0				dma			
	LST #0, ind [, ARn]																
		15	14	13	, 12	11	10	9	8	7	6	5	4	3	2	1	0
	Γ	0	0	0	0	1	1	1	0	1		ARU		Ν		NAR	
	1	Note	: A	RU, N	, and	NAR a	are def	fined	in sect	ion 6.3	B, Indi	rect Ad	ddress	sing M	ode (bage 6	-9).
	I	LST	#1 ,	dma													
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	0	0	1	1	1	1	0				dma			
	-	ST	#1	ind [ΔR	nl											
		15	14	13	12	11 11	10	9	8	7	6	5	4	3	2	1	0
	Г	0	0	0	0	1	1	1	1	1		ARU		Ν		NAR	
		Note	- Δ		and		are def	fined	ion 6 ?	s Indi	rect Au	ddress	sina M	lode (1	hade 6	;-9)	

Note: ARU, N, and NAR are defined in section 6.3, Indirect Addressing Mode (page 6-9).

Execution

Increment PC, then ...

(data-memory address) \rightarrow status register STm

For details about the differences between an LST #0 operation and an LST #1 operation, see Figure 7–3, Figure 7–4, and the description category below.





	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ST0		ARP		OV	OVM	1	INTM					[DP					
	\uparrow	\uparrow	\uparrow															
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Data		Ļ	-			Ļ	Ļ					\downarrow						
	√ 15	√ 14	√ 13	√ 12	√ 11	√ 10	√	8	7	6	5	↓ 4	3	2	√ 1	↓ 0		
ST1		ARB	-	CNF	TC	SXM	С	1	1	1	1	XF	1	1	-	PM		
Statu Desci				AR Thi The	s instru speci	iction of	-	t affe ster	ct INT	M. or ST	1) is lo				dress	ed data-		
				 The specified status register (ST0 or ST1) is loaded with the addressed data-memory value. Note the following points: The LST #0 operation does not affect the ARB field in the ST1 register, even though a new ARP is loaded. 														
					Durino ARP.	g the LS	ST #1 op	berat	ion, th	e valu	ue loa	ded in	to ARI	3 is als	so loa	ded into		
					mode	, this o		is igr	ored.	ARP	is loa	ided w	ith the	e three		dressing Bs of the		
							values have no			us reg	gister	s are a	always	read	as 1s	. Writes		
							on can t errupts.	be us	ed for	resto	oring t	he stat	tus reg	gisters	after	subrou-		
Word	s			1														
Cycle	s						Circ	sloc f	or a S	inalo	істі	nstruc	tion					
_ ,	-						Cyt	1621	51 a 5	-								
											Progr							
			Operand ROM DARAM SARAM External															
				DA	RAM	2			2		:	2		2+	-P _{code}			
				SA	RAM	2			2			2, 3†		2+	-P _{code}			

Figure 7-4. LST #1 Operation

[†] If the operand and the code are in the same SARAM block

2+d_{src}

2+d_{src}

External

2+d_{src}

3+d_{src}+p_{code}

	Cycles for a Repeat (RPT) Execution of an LST Instruction										
				Program							
	Operand	ROM	DARAM	SARAM	External						
	DARAM	2n	2n	2n	2n+p _{code}						
	SARAM	2n	2n	2n, 2n+1†	2n+p _{code}						
	External	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +p _{code}						
	† If the ope	erand and the c	ode are in the same	SARAM block							
Example 1		,AR0 0,*,AR1	;contents of ;loaded into ;for the INT	auxiliary status reg M bit. Note	ddressed by the register AR0 is gister ST0,except e that even he is specified,						
Example 2	LST	#0,60h	;the old ARP ;ARB.)))	Also note that ded into the After Instruction						
	Da	ta Memory 60h	240	Data Memo 4h 60h	ory2404h						
		ST0	6E0	0h STO	2604h						
		ST1	05E0	Ch ST1	05ECh						
Example 3	LST	#0,*-,	AR1								
			Before Instructi	on	After Instruction						
		ARP		4 ARP	7						
		AR4	3F	Fh AR4	3FEh						
	Da	ta Memory 3FFh	EE0	Data Memo 4h 3FFh	EE04h						
		ST0	EE0	Oh STO	EE04h						
		ST1	F7E	Ch ST1	F7ECh						

Example 4	LST	#1,00h	;(DP = 6) ;Note that ;the new AF	the ARB is lo RP value.	baded with
			Before Instruction		After Instruction
	D	ata Memory		Data Memory	
		300h	E1BCh	300h	E1BCh
		ST0	0406h	ST0	E406h
		ST1	09ECh	ST1	E1FCh

Syntax	LT dma Direct addressing LT ind [, ARn] Indirect addressing dma: 7 LSBs of the data-memory address															
Operands	dma: n: ind:		Va	lue f	rom	0 to 7 of the	7 des	signa	ting t g sev	he n	ext au ptions		ary re	giste	۶r	
Opcode	LT dr	na														
	_	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	1	0	0	1	1	0				dma			
	LT in	d[, 🖌	(Rn]													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	1	0	0	1	1	1		ARU rect Ac		Ν		NAR	
Execution	Increme (data-m					→ TR	EG									
Status Bits	None															
Description	TREG is LT instru also the	uctio	n ma	ay be	euse	d to l	bad ⁻	TREG	G in p	repa	ration	n for r	nulti	olicat	ion. S	See
Words	1															
Cycles					Сус	cles f	or a S	Single	e LT l	nstru	iction	l				
									Prog	ram						
	Operar	nd	RO	Μ		D	ARA	M		SAR	AM		Ex	terna	al	
	DARAN	Λ	1			1				1			1+	·p		
	SARAM	1	1			1				1, 2	ł		1+	·p		
	Externa	al	1+c	ł		1	+d			1+d			2+	d+p		
	t If the o	nerar	nd an	d the	code	are in	the es			block						

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

		Pre	ogram	
Operand	ROM	DARAM	SARAM	External
DARAM	n	n	n	n+p
SARAM	n	n	n, n+1†	n+p
External	n+nd	n+nd	n+nd	n+1+p+nd
† If the ope	rand and the o	code are in the same SARA	M block	
LT 24	4	;(DP = 8: a	ddresses 04	00h-047Fh)
		Before Instruction		After Instruction
Dat	a Memory 418h	62h	Data Memory 418h	62h
	TREG	3h	TREG	62h
LT *	, AR3			
		Before Instruction		After Instruction
	ARP	2	ARP	3
	AR2	418h	AR2	418h
Dat	a Memory 418h	62h	Data Memory 418h	62h
	TREG	3h	TREG	62h
	DARAM SARAM External † If the open LT 24 Dat	DARAM n SARAM n External n+nd t If the operand and the operand	OperandROMDARAMDARAMnnDARAMnnSARAMnnExternaln+ndn+ndthe operand and the code are in the same SARALT24; (DP = 8: a)Before InstructionData Memory 418hLT*, AR3LT*, AR3Before InstructionARP2 AR2AR2418hData Memory 418hARP2 AR2AR2418hData Memory 418h62h	DARAMnnnSARAMnnnSARAMnnn, n+1 [†] Externaln+ndn+ndTft the operand and the code are in the same SARAM blockLT24; (DP = 8: addresses 04)Before InstructionData Memory 418h62hLT*, AR3LT*, AR3Before InstructionARPAR2418hAR2418hAR2418hAR2418hAR2418hAR2418hAR2418hAR2418hAR2418hAR2418hAR2418hAR462hAR4418h

Syntax	LTA dmaDirect addressingLTA ind [, ARn]Indirect addressing														
Operands	dma: n: ind:	V	alue	from one	0 to 7 of the	7 de	nemo signa owinę *0–	ting t g sev	he ne	ext a		iry re	giste	r	
Opcode	LTA dr	na													
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1	1	0	0	0	0	0				dma			
	LTA ind	ታ[, AF	R n]												
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1	1	0	0	0	0	1		ARU		Ν		NAR	
	Note:	ARU, N	I, and	NAR a	are def	ined i	n secti	ion 6.3	3, Indir	ect Ac	dress	sing M	ode (p	bage 6	-9).
Execution Status Bits	Incremen (data-me (ACC) + s <u>Affected</u> PM and 0	mory : shifteo <u>by</u>	addre	ess) - EG) <u>Aff</u>		CC									
Description	TREG is contents added to The carry is cleared	of the the ac bit is	prod ccum set (uct re ulato (C = ⁻	egiste r, and 1) if ti	er, sh d the he re	resu esult o	as de It is p of the	efine blace e add	d by t d in t	the F he a	PM st	atus nulato	bits, or.	are
	The funct		,			•				the.	חדו	inotr	uctio	n	
	The funct	101 01	the l	_1A II	nstru	ction	is a s	SUDIA	ISK O	the	LID	Instr	uctio	n.	
Words	1														
Cycles				Сус	les fo	or a S	Single	LTA	Instru	uctio	n				
								Prog	·						
	Operand	R	MC		0	DARA	M		SAR	AM		Ex	terna	al	_
	DARAM	1			1				1			1+	р		
	SARAM	1			1				1, 2†	-		1+	р		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

1+d

1+d

2+d+p

External

1+d

		Program									
	Operand	ROM	DARAM	SARAM	External						
	DARAM	n	n	n	n+p						
	SARAM	n	n	n, n+1†	n+p						
	External	n+nd	n+nd	n+nd	n+1+p+nd						
	† If the opera	and and the	code are in the same SA	ARAM block							
Example 1	LTA	36		addresses o shift of	0300h-037Fh, product)						
			Before Instruction		After Instruction						
	Data Me 324 TRE	h	62h	Data Memory 324h TREG	62h						
	PRE	G	0Fh	PREG	0Fh						
	AC	c X c	5h	ACC 0	14h						
xample 2	LTA	*,AR5	5 ;(PM = 0)								
			Before Instruction		After Instruction						
	AR	Р	4	ARP	5						
	AR	4	324h	AR4	324h						
	Data Me 324		62h	Data Memory 324h	62h						
	TRE	G	3h	TREG	62h						
	PRE	G	0Fh	PREG	0Fh						
	AC	C X	5h	ACC 0							

Cycles for a Repeat (RPT) Execution of an LTA Instruction

Syntax	LTD dmaDirect addressingLTD ind [, ARn]Indirect addressing
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+*+*0+* *BR0+*BR0-
Opcode	LTD dma 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 0 0 1 0 0 dma
	LTD ind [, ARn] 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 0 0 1 0 1 ARU N NAR
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).
Execution	Increment PC, then (data-memory address) \rightarrow TREG (data-memory address) \rightarrow data-memory address + 1 (ACC) + shifted (PREG) \rightarrow ACC
Status Bits	Affected byAffectsPM and OVMC and OV
Description	TREG is loaded with the contents of the specified data-memory address. The contents of the PREG, shifted as defined by the PM status bits, are added to the accumulator, and the result is placed in the accumulator. The contents of the specified data-memory address are also copied to the next higher data-memory address.
	This instruction is valid for all blocks of on-chip RAM configured as data memory. The data move function is continuous across the boundaries of con- tiguous blocks of memory but cannot be used with external data memory or memory-mapped registers. The data move function is described under the in- struction DMOV.
	Note:
	If LTD is used with external data memory, its function is identical to that of LTA; that is, the previous product will be accumulated, and the TREG will be loaded from external data memory, but <i>the data move will not occur</i> .
	The carry bit is set $(C = 1)$ if the result of the addition generates a carry and

The carry bit is set (C = 1) if the result of the addition generates a carry and is cleared (C = 0) if it does not generate a carry.

Words

1

Cycles

		Program										
Operand	ROM	DARAM	SARAM	External [‡]								
DARAM	1	1	1	1+p								
SARAM	1	1	1, 3†	1+p								
External	2+2d	2+2d	2+2d	5+2d+p								

Cycles for a Single LTD Instruction

[†] If the operand and the code are in the same SARAM block

[‡] If the LTD instruction is used with external memory, the data move will not occur. (The previous product will be accumulated, and the TREG will be loaded.)

Cycles for a Repeat (RPT) Execution of an LTD Instruction

	Program										
Operand	ROM	DARAM	SARAM	External [‡]							
DARAM	n	n	n	n+p							
SARAM	2n-2	2n–2	2n–2, 2n+1†	2n-2+p							
External	4n-2+2nd	4n-2+2nd	4n-2+2nd	4n+1+2nd+p							

[†] If the operand and the code are in the same SARAM block

126

LTD

[‡] If the LTD instruction is used with external memory, the data move will not occur. (The previous product will be accumulated, and the TREG will be loaded.)

Example 1

;(DP = 7: addresses 0380h-03FFh,

;PM = 0: no shift of product).

	Before Instruction		After Instruction
Data Memory 3FEh	62h	Data Memory 3FEh	62h
Data Memory		Data Memory	
3FFh	0h	3FFh	62h
TREG	3h	TREG	62h
PREG	0Fh	PREG	0Fh
ACC X	5h	ACC 0	14h
С		С	

Example 2	LTD	*,AR3	;(PM = 0)		
			Before Instruction		After Instruction
		ARP	1	ARP	3
		AR1	3FEh	AR1	3FEh
	D	ata Memory 3FEh	62h	Data Memory 3FEh	62h
	D	ata Memory 3FFh	Oh	Data Memory 3FFh	62h
		TREG	3h	TREG	62h
		PREG	0Fh	PREG	0Fh
		ACC X	5h	ACC 0	14h
		С		С	
			() = =		5

Note: The data move function for LTD can occur only within on-chip data memory RAM blocks.

Syntax	LTP dma LTP ind [, A	R <i>n</i>]							Direct ndire			-		
Operands	dma: n: ind:	7 LSB: Value t Select * *+	from (one (0 to 7 of the	7 des e foll	signat	ting t g sev	he ne	ext au		ıry re	giste	er	
Opcode	LTP dma													
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1 1	0	0	0	1	0				dma			
	LTP ind [, AR <i>n</i>]												
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1 1	0	0	0	1	1		ARU	1 - 1	N	a da (r	NAR	
	Note: AR	U, N, and	NAR a	ire dell	nea i	n secu	01 0.3	, 111011	eci Ad	uress	sing ivi	oue (p	bage o	-9).
Execution	Increment F (data-memo shifted (PRI	ory addre	ess) –	→ TR	EG									
Status Bits	<u>Affected by</u> PM													
Description	The TREG i and the PRI PREG is co	EG value	is sto	ored i	n the	eaccu	umula					-		
Words	1													
Cycles			Cycl	les fo	r a S	Single	LTP	Instru	uctio	n				
							Prog	ram						
	Operand	ROM		D	ARA	M		SAR	AM		Ex	tern	al	
	DARAM	1		1				1			1+	р		
	SARAM	1		1				1, 2†			1+	р		
	External	1+d		1	+d			1+d			2+	d+p		
	t If the opera	nd and the	codo	aro in f	he cr	meer		block						

[†] If the operand and the code are in the same SARAM block

		Cycles for a Repeat (RPT) Execution of an LTP Instruction										
			Pr	ogram								
	Operand	ROM	DARAM	SARAM	External							
	DARAM	n	n	n	n+p							
	SARAM	n	n	n, n+1†	n+p							
	External	n+nd	n+nd	n+nd	n+1+p+nd							
	[†] If the opera	and and the co	de are in the same SARA	AM block								
Example 1	LTP	36	;(DP = 6: a	ddresses 03	300h-037Fh,							
			;PM = 0: no	shift of p	product)							
			Before Instruction		After Instruction							
		a Memory 324h	62h	Data Memory 324h	62h							
	r	TREG	3h	TREG	62h							
	F	PREG	0Fh	PREG	0Fh							
		ACC X	5h	ACC	X 0Fh							
		С		(С							
Example 2	LTP	*,AR5	;(PM = 0)									
			Before Instruction		After Instruction							
		ARP	2	ARP	5							
		AR2	324h	AR2	324h							
		a Memory 324h	62h	Data Memory 324h	62h							
		TREG	3h	TREG	62h							
		PREG	0Fh	PREG	05h							
		ACC X	5h									
				L	X OFh							

Cycles for a Repeat (RPT) Execution of an LTP Instruction

Syntax	LTS dma LTS ind [, /	AR n]							Direc [.] ndire			-		
Operands	dma: n: ind:	7 LSB Value Select * *+	from one	0 to 7 of the	7 des e follo	igna	ting t g sev	he n	ext a ption		ary re	giste	٢	
Opcode	LTS dma	n												
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1 1 1 0 1 0 0 0 dma													
	LTS ind [, AR <i>n</i>]												
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1 1	0	1	0	0	1		ARU		Ν		NAR	
	Note: AF	RU, N, and	NAR a	are def	ined ir	i secti	ion 6.3	8, Indii	rect Ad	ddress	sing M	<i>lode</i> (p	bage 6	-9).
Execution	Increment PC, then (data-memory address) \rightarrow TREG ACC – shifted (PREG) \rightarrow ACC													
Status Bits	<u>Affected by</u> PM and O∖		-	<u>e<i>cts</i></u> and C	V									
Description	TREG is loa contents of status bits, accumulato The carry b borrow, and	the prod are subt or. bit is clea	uct re racte ared (egiste d fro (C =	er, shi m the 0) if	ifted e acc the r	as de cumu result	efine lator.	d by The he su	the c resu ubtra	onte ilt is	nts o place	f the ed in	PM the
Words	1													
Horao			Cure	loo fe		mala	ITC	Inchr						
			Cyc	les to	or a Si	ingle			uctio	n				
	Onerend	DOM				N.4	Prog				E 1			
	Operand	ROM			DARA	IVI		SAR				terna	a1	
	DARAM	1		1				1			1+	•		
	SARAM	1		1				1, 21	T		1+	·р		
	External	1+d		1	+d			1+d			2+	d+p		

[†] If the operand and the code are in the same SARAM block

		Cycles for a Repeat (RPT) Execution of an LTS instruction									
			Pre	ogram							
	Operand	ROM	DARAM	SARAM		External					
	DARAM	n	n	n		n+p					
	SARAM	n	n	n, n+1†		n+p					
	External	n+nd	n+nd	n+nd		n+1+p+nd					
	† If the opera	and and the co	de are in the same SARA								
Example 1	LTS	DAT36	;(DP = 6: a	ddresses	0300	h-037Fh,					
			;PM = 0: no	shift of	E pro	duct)					
			Before Instruction			After Instruction					
		Memory		Data Memor	ry						
		324h	62h	324h		62h					
	Т	REG	3h	TREG		62h					
	F	PREG	0Fh	PREG		0Fh					
		ACC X	05h	ACC	0	0FFFFFF6h					
		С			С						
Example 2	LTS	*, AR2	;(PM = 0)								
			Before Instruction			After Instruction					
		ARP	1	ARP		2					
		AR1	324h	AR1		324h					
	:	324h	62h	324h		62h					
	г	REG	3h	TREG		62h					
	F	REG	0Fh	PREG		0Fh					
		ACC X	05h	ACC	0	0FFFFFF6h					
		C			C						

Syntax	MAC pma, dma MAC pma, ind [, ARn]						Direct addressing Indirect addressing								
Operands	dma:7 LSBs of the data-memory addresspma:16-bit program-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+**BR0+							er							
Opcode	MAC pma, dma														
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 0	1	0	0	0	1	0	0				dma			
							pr	na							
	MAC pr	na, ind	d[, 🖌	\R n]											
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Note: A		and		ara dat	ined i			3 Ind	iroct A	ddraed	sina M	lode (r	200 6	-0)
Execution	$\boxed{1 0 1 0 0 0 1 0 1 ARU \qquad N \qquad NAR}$ pma Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9). Increment PC, then (PC) → MSTACK pma → PC (ACC) + shifted (PREG) → ACC (data-memory address) → TREG (data-memory address) × (pma) → PREG For indirect, modify (current AR) and (ARP) as specified (PC) + 1 → PC While (repeat counter) ≠ 0: (ACC) + shifted (PREG) → ACC (data-memory address) → TREG (data-memory address) × (pma) → PREG For indirect, modify (current AR) and (ARP) as specified (PC) + 1 → PC (repeat counter) - 1 → repeat counter														

Status Bits

<u>Affected by</u> PM and OVM <u>Affects</u> C and OV Description

The MAC instruction:

- Adds the previous product, shifted as defined by the PM status bits, to the accumulator. The carry bit is set (C = 1) if the result of the addition generates a carry and is cleared (C = 0) if it does not generate a carry.
- Loads the TREG with the content of the specified data-memory address.
- Multiplies the data-memory value in the TREG by the contents of the specified program-memory address.

The data and program memory locations on the 'C20x may be any nonreserved on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, the CNF bit must be set to 1.

When the MAC instruction is repeated, the program-memory address contained in the PC is incremented by 1 during each repetition. This makes it possible to access a series of operands in program memory. If you use indirect addressing to specify the data-memory address, a new data-memory address can be accessed during each repetition. If you use the direct addressing mode, the specified data-memory address is a constant; it will not be modified during each repetition.

MAC is useful for long sum-of-products operations because, when repeated, it becomes a single-cycle instruction once the RPT pipeline is started.

Words

2

Cycles

Operand	ROM	DARAM	SARAM	External				
Operand 1: DARAM/ ROM Operand 2: DARAM	3	3	3	3+2p _{code}				
Operand 1: SARAM Operand 2: DARAM	3	3	3	3+2p _{code}				
Operand 1: External Operand 2: DARAM	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}				
Operand 1: DARAM/ ROM Operand 2: SARAM	3	3	3	3+2p _{code}				
Operand 1: SARAM Operand 2: SARAM	3 4†	3 4†	3 4†	3+2p _{code} 4+2p _{code} †				
Operand 1: External Operand 2: SARAM	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}				
Operand 1: DARAM/ ROM Operand 2: External	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}				
Operand 1: SARAM Operand 2: External	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}				
Operand 1: External Operand 2: External	4+p _{op1} +d _{op2} +2p _{code}							

Cycles for a Single MAC Instruction

 $\ensuremath{^\dagger}$ If both operands are in the same SARAM block

Operand	ROM	DARAM	SARAM	External
Operand 1: DARAM/ ROM Operand 2: DARAM	n+2	n+2	n+2	n+2+2p _{code}
Operand 1: SARAM Operand 2: DARAM	n+2	n+2	n+2	n+2+2p _{code}
Operand 1: External Operand 2: DARAM	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}

[†] If both operands are in the same SARAM block

Cycle		-	MAC Instruction (Cont	inued)
Operand	ROM	DARAM	SARAM	External
Operand 1: DARAM/ ROM Operand 2: SARAM	n+2	n+2	n+2	n+2+2p _{code}
Operand 1: SARAM Operand 2: SARAM	n+2 2n+2†	n+2 2n+2†	n+2 2n+2†	n+2+2p _{code} 2n+2 [†]
Operand 1: External Operand 2: SARAM	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}
Operand 1: DARAM/ ROM Operand 2: External	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}
Operand 1: SARAM Operand 2: External	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}
Operand 1: External Operand 2: External	2n+2+np _{op1} + nd _{op2}	2n+2+np _{op1} +nd _{op2}	2n+2+np _{op1} +nd _{op2}	2n+2+np _{op1} +nd _{op2} + 2p _{code}
† If both operands are in t	the same SARAM blo	ock		
Example 1	MAC	0FF00h,02h Before Ins	;(DP = 6, PM = truction	= 0, CNF = 1) After Instruction
	Data M 302 Program FF0 TRE PRI AC	2h Memory 0h EG	Data Memor 23h 302h Program Mem 4h FF00h 45h TREG 458972h PREG 3EC41h ACC	23h
Example 2	MAC	0FF00h,*,AR5	;(PM = 0, CNF	= 1)
		Before Ins		After Instruction
	AR		4 ARP	5
	AR Data M		302h AR4 Data Memor	302h
	302		23h 302h	y23ł
	Program FF0		Program Mem 4h FF00h	ory4ł
	TRE	G	45h TREG	23
	PRE	EG G	458972h PREG	80
	AC	C X 72	ACC	0 76975B3I C

Cycles for a Repeat (RPT) Execution of an MAC Instruction (Continued)

Syntax	MACD pma, dma MACD pma, ind [, ARn]							Direct addressing Indirect addressing								
Operands	dma: pma: n: ind:		16 Va	7 LSBs of the data-memory address 16-bit program-memory address Value from 0 to 7 designating the next auxiliary register Select one of the following seven options: * *+ *- *0+ *0- *BR0+ *BR0-												
Opcode								3 dma	2	1	0					
								pr	na							
	MA	CD p	ma,	ind [,	AR	<i>י</i>]										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	0	0	0	1	1	1		ARU		Ν		NAR	
	pma															
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing</i>						sing M	ode (page 6	-9).						

Execution

Increment PC, then . . . $(PC) \rightarrow MSTACK$ $pma \rightarrow PC$ $(ACC) + shifted (PREG) \rightarrow ACC$ $(data-memory address) \rightarrow TREG$ $(data-memory address) \times (pma) \rightarrow PREG$ For indirect, modify (current AR) and (ARP) as specified $(PC) + 1 \rightarrow PC$ $(data-memory address) \rightarrow data-memory address + 1$ While (repeat counter) $\neq 0$: $(ACC) + shifted (PREG) \rightarrow ACC$ $(data-memory address) \rightarrow TREG$ $(data-memory address) \rightarrow TREG$ $(data-memory address) \times (pma) \rightarrow PREG$ For indirect, modify (current AR) and (ARP) as specified

 $(PC) + 1 \rightarrow PC$

(data-memory address) \rightarrow data-memory address + 1

(repeat counter) – 1 \rightarrow repeat counter

 $(\mathsf{MSTACK}) \to \mathsf{PC}$

Status Bits	<u>Affected by</u>	<u>Affects</u>
	PM and OVM	C and OV

Description The MACD instruction:

- Adds the previous product, shifted as defined by the PM status bits, to the accumulator. The carry bit is set (C = 1) if the result of the addition generates a carry and is cleared (C = 0) if it does not generate a carry.
- Loads the TREG with the content of the specified data-memory address.
- Multiplies the data-memory value in the TREG by the contents of the specified program-memory address.
- Copies the contents of the specified data-memory address to the next higher data-memory address.

The data- and program-memory locations on the 'C20x may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, the CNF bit must be set to 1. If MACD addresses one of the memory-mapped registers or external memory as a data-memory location, the effect of the instruction is that of a MAC instruction; the data move will not occur (see the DMOV instruction description).

When the MACD instruction is repeated, the program-memory address contained in the PC is incremented by 1 during each repetition. This makes it possible to access a series of operands in program memory. If you use indirect addressing to specify the data-memory address, a new data-memory address can be accessed during each repetition. If you use the direct addressing mode, the specified data-memory address is a constant; it will not be modified during each repetition.

MACD functions in the same manner as MAC, with the addition of a data move for on-chip RAM blocks. This feature makes MACD useful for applications such as convolution and transversal filtering. When used with RPT, MACD becomes a single-cycle instruction once the RPT pipeline is started.

Words

Cycles

2

Operand	ROM	DARAM	SARAM	External
Operand 1: DARAM/ ROM Operand 2: DARAM	3	3	3	3+2p _{code}
Operand 1: SARAM Operand 2: DARAM	3	3	3	3+2p _{code}
Operand 1: External Operand 2: DARAM	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}
Operand 1: DARAM/ ROM Operand 2: SARAM	3	3	3	3+2p _{code}
Operand 1: SARAM Operand 2: SARAM	3	3	3 4† 5‡	3+2p _{code} 4+2p _{code} †
Operand 1: External Operand 2: SARAM	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}
Operand 1: DARAM/ ROM Operand 2: External§	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}
Operand 1: SARAM Operand 2: External§	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}
Operand 1: External Operand 2: External§	4+p _{op1} +d _{op2} +2p _{code}			

Cycles for a Single MACD Instruction

[†] If both operands are in the same SARAM block

[‡] If both operands and code are in the same SARAM block

§ Data move operation is not performed when operand2 is in external data memory.

Cycles for a Repeat (RPT) Execution of an MACD Instruction

Operand	ROM	DARAM	SARAM	External
Operand 1: DARAM/ ROM Operand 2: DARAM	n+2	n+2	n+2	n+2+2p _{code}
Operand 1: SARAM Operand 2: DARAM	n+2	n+2	n+2	n+2+2p _{code}

[†] If operand 2 and code are in the same SARAM block

[‡] If both operands are in the same SARAM block

§ If both operands and code are in the same SARAM block

I Data move operation is not performed when operand2 is in external data memory.

Onevend	,			
Operand	ROM	DARAM	SARAM	External
Operand 1: External Operand 2: DARAM	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}
Operand 1: DARAM/ ROM Operand 2: SARAM	2n	2n	2n 2n+2†	2n+2p _{code}
Operand 1: SARAM Operand 2: SARAM	2n 3n‡	2n 3n‡	2n 2n+2† 3n‡ 3n+2§	2n+2p _{code} 3n [‡]
Operand 1: External Operand 2: SARAM	2n+np _{op1}	2n+np _{op1}	2n+np _{op1} 2n+2+np _{op1} †	2n+np _{op1} +2p _{code}
Operand 1: DARAM/ ROM Operand 2: External¶	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}
Operand 1: SARAM Operand 2: External¶	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}
Operand 1: External Operand 2: External¶	2n+2+np _{op1} + nd _{op2}	2n+2+np _{op1} +nd _{op2}	2n+2+np _{op1} +nd _{op2}	2n+2+np _{op1} +nd _{op2} + 2p _{code}

Cycles for a Repeat (RPT) Execution of an MACD Instruction (Continued)

[†] If operand 2 and code are in the same SARAM block

[‡] If both operands are in the same SARAM block

§ If both operands and code are in the same SARAM block

 \P Data move operation is not performed when operand2 is in external data memory.

Example 1

MACD 0FF00h,08h

;(DP = 6: addresses 0300h-037Fh, ;PM = 0: no shift of product, ;CNF = 1: RAM B0 configured to ;program memory).

Before Instruction

After Instruction

Data Memory 308h	23h	Data Memory 308h	23h
Data Memory 309h	18h	Data Memory 309h	23h
Program Memory FF00h	4h	Program Memory FF00h	4h
TREG	45h	TREG	23h
PREG	458972h	PREG	8Ch
ACC X	723EC41h	ACC 0	76975B3h
С		С	

Example 2	MACD 0F	F00h,	*,AR6	; $(PM = 0,$	CNF	= 1)
			Before Instruction			After Instruction
	ARP		5	ARP		6
	AR5		308h	AR5		308h
	Data Memo 308h	ory	23h	Data Memor 308h	у	23h
	Data Memo 309h	ory	18h	Data Memor 309h	У	23h
	Program Mer FF00h	nory	4h	Program Mem FF00h	ory	4h
	TREG		45h	TREG		23h
	PREG		458972h	PREG		8Ch
	ACC	Х	723EC41h	ACC	0	76975B3h
		С			С	

Note: The data move function for MACD can occur only within on-chip data memory RAM blocks.

Syntax	MAR dmaDirect addressingMAR ind [, ARn]Indirect addressing								
Operands	n: Value from 0 to 7 designating the next auxiliary register ind: Select one of the following seven options: * *+ *- *0+ *0- *BR0+ *BR0-								
Opcode	MAR dma								
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
	1 0 0 0 1 0 1 1 0 dma								
	MAR ind [, ARn]								
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 0 1 1 1 ARU N NAR								
	1 0 0 1 1 ARU N NAR Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).								
Execution	Event(s)Addressing modeIncrement PCDirect								
	Increment PC Indirect Modify (current AR) and (ARP) as specified								
Status Bits	AffectsAddressing modeNoneDirect								
	ARP and ARB Indirect								
Description	In the direct addressing mode, the MAR instruction acts as a NOP instruction.								
	In the indirect addressing mode, an auxiliary register value and the ARP value can be modified; however, the memory being referenced is not used. When MAR modifies the ARP value, the old ARP value is copied to the ARB field of ST1. Any operation that MAR performs with indirect addressing can also be performed with any instruction that supports indirect addressing. The ARP can also be loaded by an LST instruction.								
	The LARP instruction from the 'C25 instruction set is a subset of MAR. For example, MAR *, AR4 performs the same function as LARP 4, which loads the ARP with 4.								
	For loading an auxiliary register, see the description for the LAR instruction. For storing an auxiliary register value to data memory, see the SAR instruction.								

Words	1							
Cycles	Cycles for a Single MAR Instruction							
	ROM	DAF	RAM S	ARAM	External			
	1	1	1		1+p			
		Cycles for a Re	epeat (RPT) Exec	ution of an MAR I	nstruction			
	ROM	DAF	RAM S	ARAM	External			
	n	n	n		n+p			
Example 1	MAR	*,AR1	;Load the	ARP with 1.				
			Before Instruction	_	After Instruction			
		ARP	0	ARP	1			
		ARB	7	ARB	0			
Example 2	MAR	*+,AR5	;Increment	current aux	iliary			
			;register	(AR1) and lo	ad ARP			
			;with 5.					
			Before Instruction		After Instruction			
		AR1	34h	AR1	35h			
		ARP	1	ARP	5			
		ARB	0] ARB	1			

Syntax	MPY dm MPY ind MPY #k]							Direct Indire Short	ct ac	ldres	sing		ing
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerk:13-bit short immediate valueind:Select one of the following seven options:**+**0+* BR0+														
Opcode	MPY a	lma													
	15 14	-	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	0	1	0	1	0	0	0				dma			
	MPY ii	nd [, A	R <i>n</i>]												
	15 14		12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	-	1	0	1	0	0	1		ARU		Ν		NAR	
	Note:	ARU, N	l, and	NAR a	are def	ined i	n sect	ion 6.3	8, Ind	irect Aa	ldress	ing M	ode (bage 6	-9).
	MPY #														
	15 14	-	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0							k						
Execution	Increment PC, thenAddressing mode \underline{Event} Addressing mode $(TREG) \times (data-memory address) \rightarrow PREG$ Direct or indirect $(TREG) \times k \rightarrow PREG$ Short immediate														
Status Bits	None														
Description	The cont memory short imr The shor plication,	locatio nediate t-imme	on. Th e add ediate	ne re Iress evalu	sult is ing, T ie is ri	s pla REC	ced G is n	in the nultip	e pro lied	bduct by a s	regis signe	ster (ed 13	PRE -bit (G). V consta	Vith ant.
Words	1														

Cycles

Cycles for a Single MPY Instruction (Using Direct and Indirect Addressing)

	Program								
Operand	ROM	DARAM	SARAM	External					
DARAM	1	1	1	1+p					
SARAM	1	1	1, 2†	1+p					
External	1+d	1+d	1+d	2+d+p					

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an MPY Instruction (Using Direct and Indirect Addressing)

	Program									
Operand	ROM	DARAM	SARAM	External						
DARAM	n	n	n	n+p						
SARAM	n	n	n, n+1†	n+p						
External	n+nd	n+nd	n+nd	n+1+p+nd						

[†] If the operand and the code are in the same SARAM block

Cycles for a Single MPY Instru	ction (Using Short Immediate Addressing)
--------------------------------	--

	ROM	DAR	AM SAI	RAM	External		
	1	1	1		1+p		
Example 1	MPY	DAT13	;(DP = 8)				
	Da	ata Memory 40Dh [TREG [PREG [Before Instruction 7h 6h 36h	Data Memory 40Dh TREG PREG	After Instruction 7h 6h 2Ah		

Example 2	MPY	*,AR2			
			Before Instruction		After Instruction
		ARP	1	ARP	2
		AR1	40Dh	AR1	40Dh
		Data Memory		Data Memory	
		40Dh	7h	40Dh	7h
		TREG	6h	TREG	6h
		PREG	36h	PREG	2Ah
Example 3	MPY	#031h			
			Before Instruction		After Instruction
		TREG	2h	TREG	2h
		PREG	36h	PREG	62h

Syntax	MPYA MPYA			[<i>n</i>]							Direct Indire			-		
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+* *+*0+															
Opcode	MPYA dma															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	0	0	0				dma			
	MP	YA in	d[.	AR <i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	0	0	1		ARU		Ν		NAR	
Execution Status Bits Description	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9). Increment PC, then (ACC) + shifted (PREG) \rightarrow ACC (TREG) × (data-memory address) \rightarrow PREG <u>Affected by</u> <u>Affects</u> PM and OVM C and OV The contents of TREG are multiplied by the contents of the addressed data memory location. The result is placed in the product register (PREG). The pre- vious product, shifted as defined by the PM status bits, is also added to the															
	accum	nulato	or.													
Words	1															
Cycles					Cycl	es for	a Si	ngle	MPYA	Inst	tructio	on				
									Prog	Iram						
	Opera	and	RC	M		0	DARA	M		SAF	RAM		Ex	terna	al	
	DARA	M	1			1				1			1+	р		
	SARA	M	1			1				1, 2	t		1+	р		
	Extern	nal	1+	d		1	+d			1+d			2+	d+p		
	[†] If the operand and the code are in the same SARAM block															

[†] If the operand and the code are in the same SARAM block

		cies ioi a repe	eat (RPT) Execution		AIIISUUCUOII										
			Pr	ogram											
	Operand	ROM	DARAM	SARAM	External										
	DARAM	n	n	n	n+p										
	SARAM	n	n	n, n+1†	n+p										
	External	n+nd	n+nd	n+nd	n+1+p+nd										
	† If the opera	and and the code a													
Example 1	MPYA	DAT13	;(DP = 6, P	M = 0)											
		В	efore Instruction		After Instruction										
		Memory 30Dh	7h	Data Memory 30Dh	7h										
		REG	6h	TREG	6h										
		PREG		PREG											
			36h		2Ah										
	,	ACC X	54h	ACC	0 8Ah C										
Example 2	MPYA	*, AR4	;(PM = 0)												
-		В	efore Instruction		After Instruction										
		ARP	3	ARP	4										
		AR3	30Dh	AR3											
	Data			Data Memory											
		30Dh	7h	30Dh	7h										
	Т	REG	6h	TREG	6h										
	F	PREG	36h	PREG	2Ah										
		ACC X	54h	ACC	0 8Ah										
		C			С										
Syntax	MPYS dm MPYS ind		n]							Direct ndire			-		
---	---	---	---------------------------	--	---	-------------------------------	------------------------	----------------	---------------	-------------------	----------------	--------------	-------	------	------
Operands	dma: n: ind:	Va	lue f	rom	0 to 7 of the	7 des	signa	g sev	he ne	ext au		ry re	giste	er	
Opcode	MPYS a	ma													
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	0	1	0	0	0	1	0				dma			
	MPYS in	nd [. A	R <i>n</i>]												
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	0	1	0	0	0	1	1		ARU		Ν		NAR	
Execution Status Bits Description	Increment (ACC) – sł (TREG) × <u>Affected b</u> PM and O The conte memory lo vious prod the accum	hifted (data- /M nts of cation uct, sh	(PRI men TRE The	EG) nory <u>Affi</u> C a EG a e res d as d	addr <u>ects</u> and C re ma ult is define	ess) V ultipli place	ed b ed in the l	y the the p	roduo atus	ct reg bits, i	ister s als	(PRI o su	EG).	Thep	ore-
Words	1														
Cycles				Cycle	as for	a Si	nalo	MDVG	lnst	ructio	'n				
				oyon		u 0.	igic	Prog							
	Operand	RO	М		0	DARA	M		SAR	AM		Ex	terna	al	
	DARAM	1			1				1			1+	р		
	SARAM	1			1				1, 2†	-		1+	р		
	External	1+d			1	+d			1+d			2+	d+p		
	† If the oper	and and	d the	code	are in	the sa	ame S	ARAM	block						

[†] If the operand and the code are in the same SARAM block

		cies for a Re	peat (RPT) Executio	on of an MPYS I	nstruction
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+1†	n+p
	External	n+nd	n+nd	n+nd	n+1+p+nd
	† If the opera	and and the code	e are in the same SARA	M block	
Example 1	MPYS	DAT13	;(DP = 6, P	M = 0)	
			Before Instruction		After Instruction
		Memory		Data Memory	
		30Dh [7h	30Dh	7h
	T	REG	6h	TREG	6h
	F	PREG	36h	PREG	2Ah
		ACC X	54h	ACC 1	
		С		С	
Example 2	MPYS	*,AR5	;(PM = 0)		
			Before Instruction		After Instruction
		ARP	4	ARP	5
		AR4	30Dh	AR4	30Dh
	Data	Memory		Data Memory	
	:	30Dh	7h	30Dh	7h
	٢	REG [6h	TREG	6h
	F	PREG [36h	PREG	2Ah
		ACC X	54h	ACC 1	1Eh
		С		С	

Syntax	MPYU dma MPYU ind [,								Direc [.] Indire			•		
Operands	dma: n: ind:	7 LSB Value Select * *+	from one	0 to 7	desi follo	gna	ting t g sev	he n	ext a ption		ary re	giste	er	
Opcode	MPYU dr	na												
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	0 1	0	1	0	1	0				dma			
	MPYU inc	d [, AR n]												
		13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	0 1	0	1	0	1	1		ARU		Ν		NAR	
Execution	Note: ARI Increment P Unsigned (T										_		9	-) -
Status Bits	None This instruct	tion is no	ot affe	ected	by S	XM.								
Description	The unsigne addressed of (PREG). The tion, with the When anoth or to the CAI of the PREG when PM = 3 used if unsig The MPYU products, su uct.	data-mei e multip e MSB c ner instru LU, the v G. This s 3 (right-s gned pro	mory lier ad f both uction value hifter shift-t oducts on is	locati cts as h ope passo passo alwa by-6 m s are partic	on. T a sig rands ses th es firs ys in node) desir	The r gned s for ne re st thi voke). Th ed. y us	esult 17> ced t esultin rough es sig erefo	is pl < 17- o 0. ng P n the gn ex pre, t	laced bit m REG prod ttensi his sh	in th ultipl valu uct s on on hift m	e pro ier fo e to o hifter n the ode s multi	data data at th PRI shou	t regis s instr mer e ou EG va Ild no	ster ruc- nory tput alue t be sion
Words	1													

Cycles

Program Operand ROM DARAM SARAM External DARAM 1 1 1 1+p SARAM 1 1 1, 2† 1+p 1+d 2+d+p External 1+d 1+d

Cycles for a Single MPYU Instruction

 † If the operand and the code are in the same SARAM block

	C	cles for a R	Repeat (RPT) Execution	on of an MPYU In	struction
			Pr	ogram	
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+1†	n+p
	External	n+nd	n+nd	n+nd	n+1+p+nd
	† If the opera	and and the co	ode are in the same SAR	AM block	
Example 1	MPYU	16	;(DP = 4: a	ddresses 020	00h-027Fh)
			Before Instruction		After Instruction
		a Memory 210h	0FFFFh	Data Memory 210h	0FFFFh
		TREG	OFFFh	TREG	0FFFh
	F	PREG	1h	PREG	0FFFE0001h
Example 2	MPYU	*,AR6			
			Before Instruction		After Instruction
		ARP	5	ARP	6
		AR5	210h	AR5	210h
	Data	Memory		Data Memory	
		210h	0FFFFh	210h	0FFFFh

0FFFFh

1h

TREG

PREG

0FFFFh 0FFFE0001h

TREG

PREG

Syntax	NEG													
Operands	None													
Opcode	15 14 1 0	13 1	1 <u>2 11</u> 1 1	10 1	9 1	8 0	7 0	6 0	5 0	4	3 0	2 0	1 1	0
Execution	Incremen (ACC) × -													
Status Bits	<u>Affected</u> OVM	<u>by</u>		<i>ffects</i> and	-									
Description	The conte complem = 1, the a result is 8 nonzero zero.	ent). T accumu 3000 00	he OV b ulator co 000h. T	bit is s onten he ca	set w t is re rry bi	hen t eplac t (C)	taking ced w is cle	g the vith 7 earec	NEG FFF d to 0	of 8 FFF by t	3000 Fh. I his ir	0000 f OV nstruc	Dh. If M = ction	OVM 0, the for all
Words	1													
Cycles			Су	cles f	or a	Singl	e NE	G Ins	truct	ion				
	DOM						0.4.5							
	ROM		DA	RAM			SAF				Ext	ernal		
	1 1		DA 1	RAM			SA F				Ext 1+p			
	1	Cycles	1 s for a R	epeat	(RP1	-) Exe	1 ecutio	on of	an N	EG li	1+p nstru	ictior	1	
		Cycles	1 s for a R		(RP1	⁻) Exe	1	on of	an N	EG li	1+p nstru)	1	
	1	Cycles	1 s for a R	epeat	(RPT) Exe	1 ecutio	on of	an N	EG l	1+p nstru	o Ictior ernal	1	
Example 1	1 ROM		1 for a R DA	epeat RAM			1 ecution SAF	on of RAM			1+p nstru Ext n+p	o Ictior ernal	1	
Example 1	1 ROM n		1 5 for a R DA	epeat RAM X)	Conv	vert	1 ecution SAF n 3:	on of RAM		+354	1+p nstru Ext n+p 44	o Ictior ernal	nstru	ction DD8h



Syntax	NMI														
Operands	None														
Opcode	15 14 1 0	13 1	12 1	11 1	10 1	9 1	8 0	7 0	6 1	5 0	4	3 0	2 0	1 1	0
Execution	$\begin{array}{l} (PC) + 1 \\ 24h \rightarrow P0 \\ 1 \rightarrow INTN \end{array}$	С	ack												
Status Bits	<u>Affects</u> INTM														
	This instr	uctio	n is r	not af	ffecte	d by	INTI	M.							
Description	The NMI vector loo nonmask	cated	at 2	4h. 1	his i		•								
Words	1														
Cycles				Су	cles	ior a	Sing	le NN	/II Ins	truct	ion				
	ROM			DAF	RAM			SAF	RAM			Ext	ernal		
	4			4				4				4+3	sp†		
	† The 'C20 discontin											tructic	on word	ds. If th	ne PC
Example	;		rol	-	oush pas									ion	

Syntax	NOP															
Operands	None	;														
Opcode	15 1	14 0	<u>13</u> 0	12 0	11 1	<u>10</u> 0	9 1	8 1	7 0	6 0	5 0	4	3 0	2 0	1 0	0
Execution	Incre	men	t PC													
Status Bits	None	;														
Description	No oj instru			•											. The	NOP
Words	1															
Cycles					Су	cles f	or a	Sing	le NO	P Ins	struc	tion				
	RON	1			DAF	RAM			SAF	RAM			Ext	ernal		
	1				1				1				1+p)		
			Cycle	es fo	r a Re	epeat	(RP	Г) Ex	ecuti	on o	f an N		nstru	ictior	า	
	RON	1			DAF	RAM			SAF	RAM			Ext	ernal		
	n				n				n				n+p)		
Example	NOP		;	No	opei	rati	on	is p	perf	orme	ed.					

Syntax	NORM ind Indirect addressing
Operands	ind: Select one of the following seven options: * *+ *- *0+ *0- *BR0+ *BR0-
Opcode	NORM ind 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 0 0 1 ARU N NAR Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).
Execution	Increment PC, then If (ACC) = 0: Then TC \rightarrow 1; Else, if (ACC(31)) XOR (ACC(30)) = 0: Then TC \rightarrow 0, (ACC) \times 2 \rightarrow ACC Modify (current AR) as specified; Else TC \rightarrow 1.
Status Bits	<u>Affects</u> TC
Description	The NORM instruction normalizes a signed number that is contained in the ac- cumulator. Normalizing a fixed-point number separates it into a mantissa and an exponent by finding the magnitude of the sign-extended number. An exclu- sive-OR operation is performed on accumulator bits 31 and 30 to determine if bit 30 is part of the magnitude or part of the sign extension. If they are the same, they are both sign bits, and the accumulator is left shifted to eliminate the extra sign bit.
	The current AR is modified as specified to generate the magnitude of the expo- nent. It is assumed that the current AR is initialized before normalization be- gins. The default modification of the current AR is an increment.
	Multiple executions of the NORM instruction may be required to completely normalize a 32-bit number in the accumulator. Although using NORM with RPT does not cause execution of NORM to fall out of the repeat loop automati- cally when the normalization is complete, no operation is performed for the re- mainder of the repeat loop. NORM functions on both positive and negative 2s- complement numbers.

Notes:

For the NORM instruction, the auxiliary register operations are executed during the fourth phase of the pipeline, the execution phase. For other instructions, the auxiliary register operations take place in the second phase of the pipeline, in the decode phase. Therefore:

- The auxiliary register values should not be modified by the two instruction words following NORM. If the auxiliary register used in the NORM instruction is to be affected by either of the next two instruction words, the auxiliary register value will be modified by the other instructions *before* it is modified by the NORM instruction.
- 2) The value in the auxiliary register pointer (ARP) should not be modified by the two instruction words following NORM. If either of the next two instruction words specify a change in the ARP value, the ARP value will be changed *before* NORM is executed; the ARP will not be pointing at the correct auxiliary register when NORM is executed.

Words	1						
Cycles			Cycles	for a Single NORI	M Instructi	on	
	ROM		DARAM	SAR	AM	E	xternal
	1		1	1		1-	+p
		Cycles	for a Repea	t (RPT) Execution	n of a NOR	M Inst	ruction
	ROM		DARAM	SAR	۹M	E	xternal
	n		n	n		n-	+p
Example 1	NORM	*+	-				
		ARP AR2 ACC	Bef	ore Instruction 2 00h 0FFFFF001h	ARP AR2 ACC	C C TC	After Instruction 2 01h 0FFFE002h
Example 2	31-Bit	Normaliza	ation:				
	LOOP	MAR LAR NORM BCND	*,AR1 AR1,#0h *+ LOOP,NTC	;One bit is r	xponent o normalize	counte ed.	er.

Example 3 15-Bit Normalization:

MAR	*,AR1	;Use AR1 to store the exponent.
LAR	AR1,#0Fh	;Initialize exponent counter.
RPT	#14	;15-bit normalization specified (yielding
NORM	*_	<pre>;a 4-bit exponent and 16-bit mantissa). ;NORM automatically stops shifting when first ;significant magnitude bit is found, ;performing NOPs for the remainder of the ;repeat loops.</pre>

The method used in Example 2 normalizes a 32-bit number and yields a 5-bit exponent magnitude. The method used in Example 3 normalizes a 16-bit number and yields a 4-bit magnitude. If the number requires only a small amount of normalization, the Example 2 method may be preferable to the Example 3 method because the loop in Example 2 runs only until normalization is complete. Example 3 always executes all 15 cycles of the repeat loop. Specifically, Example 2 is more efficient if the number requires three or fewer shifts. If the number requires six or more shifts, Example 3 is more efficient.

Syntax	OR d OR in OR # OR #	nd [, A lk [, s	hift]								Direc Indire Long Long shif	ect ac imm	ddres ediat ediat	sing e ad		-
Operands	dma: shift: n: lk: ind:		Le Va 16	eft sh alue i 6-bit	ift va from long one	0 to 1 imme	rom (7 des ediate e folle	0 to 1 signa e valı owing	15 (de ting t ue	efaul he n ren o	ts to ext a ption	uxilia	ary re	giste	۶ſ	
Opcode	OR	dma														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	0	1	0				dma			
	OR	ind [٨R	nl												
	15	14	, או ג 13	12 ''	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	0	1	1		ARU		N	_	NAR	
		e: A	RU. N	. and	NAR a	are def	ined i	n sect	ion 6.3	3. Indi	rect A	ddress	sina M	ode (r		
													5	···· u		- /
		#lk [40	0	0	7	~	-		0	0		0
	15	14 0	13 1	12 1	11	10 1	9	8	7	6	5	4	3	2	1	0
	1	0	I	I	I	1	I		k	I	0	0		SI	nift	
								1	ĸ]
	OR	#/k [, 16]													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	1	0	0	0	0	0	1	0
								I	k							
Execution	Increr <u>Event</u> (ACC (ACC	<u>t<i>(s)</i></u> (15:0)) OF	R (da	ta-m		y ad	dress	6) →	ACC	:(15:C		<u>ddres</u> irect	-		
	(ACC		,,			,						Lo	ong ir	nme	diate	ł
	(ACC) OR	lk $ imes$	2 ¹⁶	$\rightarrow A$	СС							ong ir with			

This instruction is not affected by SXM. Description An OR operation is performed on the contents of the accumulator and the contents of the addressed data-memory location or a long-immediate value. The long-immediate value may be shifted before the OR operation. The result remains in the accumulator. All bit positions unoccupied by the data operand are zero filled, regardless of the value of the SXM status bit. Thus, the high word of the accumulator is unaffected by this instruction if direct or indirect addressing is used, or if immediate addressing is used with a shift of 0. Zeros are shifted into the least significant bits of the operand if immediate addressing is used with a nonzero shift count. Words Words Addressing mode Direct or indirect 1 2 Long immediate Cycles Cycles for a Single OR Instruction (Using Direct and Indirect Addressing) Program ROM DARAM SARAM External Operand 1 1 1 DARAM 1+p SARAM 1,2† 1 1 1+p External 1+d 1+d 1+d 2+d+p [†] If the operand and the code are in the same SARAM block

Status Bits

None

Cycles for a Repeat (RPT) Execution of an OR Instruction (Using Direct and Indirect Addressing)

	Program										
Operand	ROM	DARAM	SARAM	External							
DARAM	n	n	n	n+p							
SARAM	n	n	n, n+1†	n+p							
External	n+nd	n+nd	n+nd	n+1+p+nd							

[†] If the operand and the code are in the same SARAM block

Cycles for a Single OR Instruction (Using Long Immediate Addressing)

ROM	DARAM	SARAM	External
2	2	2	2+2p



Syntax	OUT dma, PADirect addressingOUT ind, PA [, ARn]Indirect addressing
Operands	dma:7 LSBs of the data-memory addressPA:16-bit I/O addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+*-*0+**BR0+**BR0+
Opcode	OUT dma, PA
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 0 0 0 1 1 0 0 0 dma PA
	FA
	OUT ind, PA [, ARn]
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 0 0 0 1 1 0 0 1 ARU N NAR PA
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).
Execution	Increment PC, then PA \rightarrow address bus A15–A0 (data-memory address) \rightarrow data bus D15–D0 (data-memory address) \rightarrow PA
Status Bits	None
Description	The OUT instruction writes a 16-bit value from a data-memory location to the specified I/O location. The \overline{IS} line goes low to indicate an I/O access. The STRB, R/W, and READY timings are the same as for an external data-memory write.
	RPT can be used with the OUT instruction to write consecutive words from data memory to I/O space.
Words	2

Cycles

Cycles for a Single OUT Instruction												
		Program										
Operand	ROM	DARAM	SARAM	External								
Source: DARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+io _{dst} +2p _{code}								
Source: SARAM	3+io _{dst}	3+io _{dst}	3+io _{dst} 4+io _{dst} †	5+io _{dst} +2p _{code}								
Source: External	3+d _{src} +io _{dst}	3+d _{src} +io _{dst}	3+d _{src} +io _{dst}	6+d _{src} +io _{dst} +2p _{code}								

Cycles for a Single OUT Instruction

 \dagger If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an OUT Instruction

			Program						
Operand	ROM	DARAM	SARAM	External					
Destination: DARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}					
Destination: SARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst} 3n+1+nio _{dst} †	3n+3+nio _{dst} +2p _{code}					
Destination: External	5n–2+nd _{src} + nio _{dst}	5n–2+nd _{src} +nio _{dst}	5n–2+nd _{src} +nio _{dst}	5n+1+nd _{src} +nio _{dst} + 2p _{code}					

 † If the operand and the code are in the same SARAM block

Example 1	OUT	DAT0,100h	<pre>;(DP = 4) Write data word stored in ;data memory location 200h to ;peripheral at I/O port address ;100h.</pre>
Example 2	OUT	*,100h	;Write data word referenced by ;current auxiliary register to ;peripheral at I/O port address ;100h.

Syntax	PAC															
Operands	None															
Opcode	15 1	14 0	13 1	12 1	11 1	10 1	9 1	8 0	7 0	6 0	5 0	4 0	3 0	2 0	1 1	0
Execution	Increment PC, then shifted (PREG) \rightarrow ACC															
Status Bits	<u>Affected by</u> PM															
Description	The co the ac				G, sh	ifted	as sj	oecifi	ed by	y the	PM క	status	s bits	, is lo	adeo	d into
Words	1															
Cycles					Сус	cles fo	or a S	Single	e PAC	C Inst	ructi	on				
	ROM				DAR	АМ			SAR	AM			Exte	ernal		
	1				1				1				1+p			

		Cycles for a Repeat (RPT) Execution of a P/	AC Instruction
	ROM	DARAM	External	
	n	n	n	n+p
Example	PAC	;(PM = 0: no	shift of product	t)
		Before	nstruction	After Instruction
		PREG	144h PREG	144h
		ACC X	23h ACC	X 144h
		С		С

.__

n

Syntax	POP													
Operands	None													
Opcode	15 14 1 0	<u>13 12</u> 1 1	11 1	10 1	9 1	8 0	7 0	6 0	5 1	4 1	3 0	2 0	1 1	0
Execution	Increment (TOS) \rightarrow 0 \rightarrow ACC Pop stack	ACC(15 (31:16)	:0)											
Status Bits	None													
Description	The content of the top of the stack (TOS) is copied to the low accumulator, and then the stack values move up one level. The upper half of the accumulator is set to all zeros.													
	The hardware stack functions as a last-in, first-out stack with eight locations. Any time a pop occurs, every stack value is copied to the next higher stack lo- cation, and the top value is removed from the stack. After a pop, the bottom two stack words will have the same value. Because each stack value is copied, if more than seven stack pops (using the POP, POPD, RETC, or RET instruc- tions) occur before any pushes occur, all levels of the stack will contain the same value. No provision exists to check stack underflow.													
Words	1													
Cycles			Су	cles f	or a	Singl	e PO	P Ins	struct	ion				
	ROM		DAF	RAM			SAF	RAM			Ext	ernal		
	1		1				1				1+p)		
		Cycles	or a R	epea	t (RP	T) Ex	ecut	ion o	f a P	OP Ir	nstru	ction		
	ROM		DAF	RAM			SAF	RAM			Ext	ernal		

n

n

n+p

Example POP

ACC	X C	[
Stack		[

Before Instruction	
82h	ACC
45h	Stack
16h	
7h	
33h	
42h	
56h	
37h	
61h	

After Instruction
45h
16h
7h
33h
42h
56h
37h
61h
61h

Syntax										Direct addressing Indirect addressing					
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+														
Opcode	POPD dma														
opuoue			3 12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0 () 0	1	0	1	0	0				dma			
	POP	D ind	[, AR <i>n</i>]												
	15		3 12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0 0	0 0	1	0	1	0	1		ARU		Ν		NAR	
	Note:	ARU	, N, and	NAR a	are def	fined i	n sect	ion 6.3	8, Indi	irect Ac	Idress	sing M	ode (bage 6	-9).
Execution	Increm (TOS) Pop sta	\rightarrow dat	a-mem	ory a	ddre	SS									
Status Bits	None														
Description	The val specifie ues are for the	ed by t copie	he inst d up or	ructio ne lev	on. In rel. Th	the l ne sta	ower ack op	seve berati	en lo ion is	cation s expla	is of aineo	the s d in th	tack ne de	, the v script	/al-
Words	1														
Cycles				Cycl	es for	a Si	ngle l	POPE) Ins	tructio	on				
								Prog	ram						
	Opera	nd	ROM		0	DARA	M		SAF	RAM		Ex	tern	al	
	DARA	M	1		1				1			1+	·р		
	SARA	M	1		1				1, 2	†		1+	·р		
	Externa	al	2+d		2	2+d			2+d			4+	d+p		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

	c	ycles for a l	Repeat (RPT) Execut	ion of a POPD In	struction
			Pr	ogram	
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+2†	n+p
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p
	[†] If the opera	and and the co	de are in the same SAR	AM block	
Example 1	POPD	DAT10	;(DP = 8)		
			Before Instruction		After Instruction
		a Memory		Data Memory	
		40Ah	55h	40Ah	92h
		Stack	92h	Stack	72h
			72h		8h
			8h		44h
			44h 81h		81h
			75h		32h
			32h		0AAh
			0AAh		0AAh
Example 2	POPD	*+,AR1			
			Before Instruction		After Instruction
		ARP AR0	0 300h	ARP AR0	1 301h
		a Memory		Data Memory	3011
	Data	300h	55h	300h	92h
		Stack	92h	Stack	72h
			72h		8h
			8h		44h
			44h		81h
			81h		75h
			75h		32h
			32h		0AAh
			0AAh		0AAh

Syntax	PSHD dmaDirect addressing PSHD ind [, AR n]Indirect addressing														
Operands	dma: n: ind:		Valu Sele	e fror	the da n 0 to e of th *- *(7 de	signa	ting t g sev	he n	ext au ptions		ary re	giste	er	
Opcode	PSH	D dn	าล												
opeede	15	14		2 11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	0	0				dma			
	PSH	D inc	∦[, A R	nl											
	15	14	-	2 11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0 ا	1	1	0	1		ARU		Ν		NAR	
Execution	Note: Increm (data-n Push a	ent F	PC, the	en dress)		DS			3, Indi	rect Ad	ldress	sing M	ode (bage 6	-9).
Status Bits	None														
Description	The value from the data-memory location specified by the instruction is trans- ferred to the top of the stack. In the lower seven locations of the stack, the val- ues are also copied one level down, as explained in the description for the PUSH instruction. The value in the lowest stack location is lost.														
Words	1														
Cycles				Сус	les fo	r a Si	ngle	PSHD) Inst	ructio	on				
								Prog	ram						
	Opera	nd	ROM		[DARA	M		SAF	RAM		Ex	tern	al	
	DARA	M	1		1				1			1+	·р		
	SARA	М	1		1				1, 2	t		1+	·р		
	Externa	al	1+d		1	+d			1+d			2+	d+p		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

	C	ycles for a	Repeat (RPT) Execu	ition of a PSHD I	nstruction
			F	Program	
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+1†	n+p
	External	n+nd	n+nd	n+nd	n+1+nd+p
	[†] If the opera	and and the c	code are in the same SAI	RAM block	
Example 1	PSHD	127	;(DP = 3:	addresses 01	180-01FFh)
			Before Instruction		After Instruction
		Memory		Data Memory	
		1FFh Stack	65h	1FFh Steel	65h
		SIACK	2n 33h	Stack	65h 2h
			78h		33h
			99h		78h
			42h		99h
			50h		42h
			0h		50h
			0h		0h
Example 2	PSHD	*,AR1			
	PSHD	",AKI	Before Instruction		After Instruction
		ARP		ARP	
		AR0	1FFh	AR0	1FFh
		Memory		Data Memory	<u></u>
		1FFh	12h	1FFh Í	12h
	:	Stack	2h	Stack	12h
			33h		2h
			78h		33h
			99h		78h
			42h		99h
			50h		42h
			Oh		50h
			0h		Oh

Syntax	PUSI	Н														
Operands	None	•														
Opcode	15 1	14 0	<u>13</u> 1	<u>12</u> 1	11 1	<u>10</u> 1	9 1	8 0	7	6 0	5 1	4	<u>3</u> 1	2	1 0	0
Execution	Incre Push ACC(all s	tack	loca	tions	dow	n on	e lev	el							
Status Bits	None	•														
Description	The s the a														wer h	nalf of
	lf mo	re th , or l	an ei NMI i	ght p nstru	oush ictior	es (d n) oco	ue to cur b	aC	ALA,	CAL	L, C	C, P	SHD	, PUS	SH, T	tions. RAP, en are
Words	1															
Cycles					Сус	les fo	or a S	Single	e PUS	SH In	struc	tion				
	ROM	1			DAF	RAM			SAF	RAM			Ext	ernal		
	1				1				1				1+p)		
			Cycle	es foi	r a Re	epeat	(RP	Г) Ex	ecuti	on of	i a Pl	JSH I	nstru	uctior	n	
	ROM	1			DAF	RAM			SAF	RAM			Ext	ernal		
	n				n				n				n+p)		
Example	PUSH	ſ														
			ACC	; [X	Befo	re Ins	tructi	on 7h		ACC	[After	Instru	ction 7h
			Stacl	ĸ	C				2h 5h 3h 0h		Stack					7h 2h 5h 3h 0h

Syntax	RET														
Operands	None														
Opcode	15 1	<u>14 1;</u> 1 1	<u>8 12</u> 0	<u>11</u> 1	<u>10</u> 1	9 1	8 1	7 0	6 0	5 0	4	3 0	2 0	1 0	0
Execution	(TOS) Pop st			əl.											
Status Bits	None														
Description	The co remain tines a interru	ning stand	ack va errupt	lues servi	are tł ce ro	nen o utine	opie	d up	one	level	. RE	T co	ncluc	les si	ubrou-
Words	1														
Cycles				Су	cles f	or a	Sing	le RE	T In	struc	tion				
	ROM			DAI	RAM			SAI	RAM			Ex	terna	l	
	ROM 4			DA I 4	RAM			SA I 4	RAM			Ex 4+		I	
		tion w	this ins ords ha	4 tructio ave en	n reacl	he pip	eline.	4 cute pl	nase			4+ e, two	3p addit	ional ir	
Example	4	tion w	ords ha	4 tructio ave en	n reacl	he pip	eline.	4 cute pl	nase			4+ e, two	3p addit	ional ir	
Example	4 Note:	tion w	ords ha	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 cute pl When	nase			4+ e, two	3p addit s take	ional ir n, the	
Example	4 Note:	tion w instru P	ords ha ction wo	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 cute pl When on	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	se two uction 37h
Example	4 Note:	tion w instru P	ords ha	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 cute pl When on 96h	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	uction 37h 45h
Example	4 Note:	tion w instru P	ords ha ction wo	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 cute pl When on 96h 97h	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	uction 37h 45h 75h
Example	4 Note:	tion w instru P	ords ha ction wo	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 cute pl When on 96h	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	uction 37h 45h
Example	4 Note:	tion w instru P	ords ha ction wo	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 cute pl When 06h 57h 55h	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	action 37h 45h 75h 21h
Example	4 Note:	tion w instru P	ords ha ction wo	4 tructio ave en	n reacl ered t e disc	he pip arded	structi	4 cute pl When 06h 55h 55h 21h	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	se two action 37h 45h 75h 21h 3Fh
Example	4 Note:	tion w instru P	ords ha ction wo	4 tructio ave en	n reacl ered t e disc	he pip arded	eline.	4 Cute pl When 00 00 00 00 00 00 00 00 00 00 00 00 00	nase	PC dis	scontir	4+ e, two	3p addit s take	ional ir n, the	se two action 37h 45h 21h 3Fh 45h

Syntax	RETC cond 1 [, cond 2] [,]									
Operands	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Opcode	15 14	13 12	11 10	98	7	65	4	3	2 1	0
opoodo	1 1	1 0	1 1	TP		ZLVC		-	ZLVC	
	Note: The	TP and ZLV	C fields are	e defined c	on pages	s 7-3 and 7	-4.			
Execution	If <i>cond</i> 1 Al (TOS) Pop sta Else, contir	ightarrow PC ack one le								
Status Bits	None									
Description	If the specific (see the de conditions a line addition, line additin addition, line addition, line addition, li	scription f are meani	for the RI ngful. Fo	ET instru r exampl	iction). le, testi	Note tha ing for LT	at not a and C	all co GT is	mbinatio	ons of
Words	1									
Cycles		(Cycles fo	r a Singl	e RETO	C Instruc	tion			
	Condition	ROM		DARAM		SARAN		E	xternal	
	True	4		4		4		4-	+4p	
	False	2	:	2		2		2-	+2p	
		processor ds. If the PC	•	•			-			
Example	RETC	GEQ,N	; ; ; (A retur accumul or zero -bit is	lator o and	conter if the	nt is	s po	sitive	

Syntax	ROL														
Operands	None														
Opcode	15 1 1 (12 1	11 1	10 1	9 1	8 0	7 0	6 0	5 0	4	3 1	2 1	1 0	0
Execution	Increme $C \rightarrow AC$ (ACC(3) (ACC(3))	CC(0) 1)) → 0	С		:1)										
Status Bits	<u>Affects</u> C														
	This ins	truction	n is n	not af	ffecte	d by	SXN	1.							
Description	The RO bit is sh														carry
Words	1														
Cycles				Су	cles f	or a	Singl	e RO	L Ins	struc	tion				
	ROM			DAF	RAM			SAF	RAM			Ext	ernal		
	1			1				1				1+p)		
		Cycle	es foi	r a Re	epeat	(RP	Г) Exe	ecuti	on of	f an F	ROLI	nstru	ictior	1	
	ROM			DAF	RAM			SAF	RAM			Ext	ernal		
	n			n				n				n+p)		
Example	ROL														
		ACC		0 C	Befor		tructi 00123	-		ACC		1 [C	After		ction 2468h

Syntax	ROR														
Operands	None														
Opcode	15 14 1 0	<u>13</u> 1	<u>12</u> 1	11 1	10 1	9 1	8 0	7 0	6 0	5 0	4 0	3 1	2 1	1 0	0
Execution	Incremen $C \rightarrow ACC$ (ACC(0)) (ACC(31))	$(31) \rightarrow C$):0)										
Status Bits	<u>Affects</u> C				· ·										
	This instr	uctio	n is r	not af	fecte	d by	SXN	1.							
Description	The ROR carry bit is mulator is	s shif	ted ir	nto th	ne MS	SB of	f the a			-					
Words	1														
	Cycles for a Single ROR Instruction														
Cycles	ROM			DAF	RAM			SAF	RAM			Ext	ernal		
	1			1				1				1+p)		

		Cycles	for a Repeat (RPT) Execution of	f an ROI	R Instruction
	ROM		DARAM	SARAM		External
	n		n	n		n+p
Example	ROR	ACC	Before Inst	ruction 001235h	ACC	After Instruction 1 5800091Ah C C

Syntax	RPT dma RPT ind [, ARn] RPT #k										Direct addressing Indirect addressing Short immediate						
Operands	dma: n: k: ind:		Va 8-	alue i bit sl	from hort i	mme of the	7 des diate	signa e valu	ting t ie g sev	he n	ext au		ary re	giste	r		
Opcode	RP	T dm	а														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	1	0	1	1	0				dma				
	RP	T ind	[. A F	R <i>n</i>]													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	1	0	1	1	1		ARU		Ν		NAR		
	Note	e: A	RU, N	, and	NAR a	are def	ined i	n sect	ion 6.3	3, Ind	irect Aa	Idress	sing M	<i>ode</i> (p	age 6	-9).	
	RP	T # k															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	0	1	1	1	0	1	1					K				
Execution	Increr <u>Eveni</u> (data∙ k → F	t mem	ory a			ightarrow RF	PTC				<u>Addre</u> Direct Short	or i	ndire	ct			
Status Bits	None																
Description	None The repeat counter (RPTC) is loaded with the content of the addressed data- memory location if direct or indirect addressing is used; it is loaded with an 8-bit immediate value if short immediate addressing is used. The instruction follow- ing the RPT is repeated <i>n</i> times, where <i>n</i> is the initial value of the RPTC plus 1. Since the RPTC cannot be saved during a context switch, repeat loops are regarded as multicycle instructions and are not interruptible. The RPTC is cleared to 0 on a device reset.																
	RPT i izatio			-							-	umul	lates	, and	norn	nal-	
Words	1																

Cycles

Cycles for a Single RPT Instruction (Using Direct and Indirect Addressing)

	Program										
Operand	ROM	DARAM	SARAM	External							
DARAM	1	1	1	1+p							
SARAM	1	1	1, 2†	1+p							
External	1+d	1+d	1+d	2+d+p							

 † If the operand and the code are in the same SARAM block

				Addressing	1)	
	ROM		DARAM	SAR	AM	External
	1		1	1		1+p
Example 1	RPT	DAT127	;(DP = 3	1: addre	esses OF80h	-OFFFh)
			;Repeat	next ins	struction 1	3 times.
			Before Ins	struction		After Instruction
		Data Memory 0FFFh		0Ch	Data Memory 0FFFh	0Ch
		RPTC		0h	RPTC	0Ch
Example 2	RPT	*,AR1	;Repeat	next ins	struction 4	096 times.
			Before Ins	struction		After Instruction
		ARP		0	ARP	1
		AR0		300h	AR0	300h
		Data Memory 300h		0FFFh	Data Memory 300h	0FFFh
		RPTC		0h	RPTC	0FFFh
Example 3	RPT	#1	;Repeat	next ins	struction t	wo times.
			Before Ins	struction		After Instruction
		RPTC		0h	RPTC	1h

Cycles for a Single RPT Instruction (Using Short Immediate Addressing)

Syntax	SACH dma SACH ind		Direct addressing Indirect addressing								
Operands	dma: shift2: n: ind:	shift2:Left shift value from 0 to 7 (defaults to 0)n:Value from 0 to 7 designating the next auxiliary register									
Opcode	SACH di	ma [, shif	t2]								
-	15 14	13 12	11	10 9	8 7	65	4	3	2	1	0
	1 0	0 1	1	shift2	0			dma			
	SACH in	d[, shift2	?[, A F	R n]]							
	15 14	13 12	11	10 9	8 7	6 5	4	3	2	1	0
	1 0	0 1	1	shift2	1	ARU		Ν		NAR	
Execution	Note: AF Increment I 16 MSBs o	PC, then		hift2) $ ightarrow$ da				ing M	<i>oae</i> (bage 6	-9).
Status Bits	This instruc	ction is no	ot affe	ected by SX	KM						
Description	The SACH instruction copies the entire accumulator into the output shifter, where it left shifts the entire 32-bit number from 0 to 7 bits. It then copies the upper 16 bits of the shifted value into data memory. During the shift, the low-or- der bits are filled with zeros, and the high-order bits are lost. The accumulator itself remains unaffected.										
Words	1										
Cycles			Cycle	es for a Sing	gle SACI	H Instructi	on				
					Prog	gram					
	Operand	ROM		DARAN	Λ	SARAM		Ex	tern	al	

External	2+d	2+d	2+d	
† If the oper	and and the	code are in the same SA	RAM block	

1

1

DARAM

SARAM

1

1

Assembly Language Instructions 7-147

1+p

1+p 4+d+p

1

1, 2†

	C)	cies for a Repo	eat (RPT) Executio	on of an SAG	-A Instruction						
		Program									
	Operand	ROM	DARAM	SARAM	External						
	DARAM	n	n	n	n+p						
	SARAM	n	n	n, n+2†	n+p						
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p						
	† If the opera	and and the code a	are in the same SAR	M block							
Example 1	SACH	DAT10,1	;(DP = 4: a ;left shift		0200h-027Fh,						
		E	Before Instruction		After Instruction						
			4208001h	ACC	X 4208001h						
		Memory 20Ah	0h	Data Memo 20Ah	-						
Example 2	SACH	*+,0,AR2	;(No shift)								
		E	Before Instruction		After Instruction						
		ARP	1	ARP	2						
		AR1	300h	AR1	301h						
		ACC X	4208001h	ACC	X 4208001h						
		Memory 300h	0h	Data Memo 300h	-						

Cycles for a Repeat (RPT) Execution of an SACH Instruction

Syntax	SACL dma [, shift2]Direct addressingSACL ind [, shift2 [, ARn]]Indirect addressing									
Operands	dma:7 LSBs of the data-memory addressshift2:Left shift value from 0 to 7 (defaults to 0)n:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+**BR0+									
Opcode	SACL dma [, shift2]									
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
	1 0 0 1 0 shift2 0 dma									
	SACL ind [, shift2[, ARn]]									
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
	1 0 0 1 0 shift2 1 ARU N NAR									
Execution	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9). Increment PC, then 16 LSBs of ((ACC) $\times 2^{\text{shift2}}$) \rightarrow data-memory address									
Status Bits	This instruction is not affected by SXM.									
Description	The SACL instruction copies the entire accumulator into the output shifter, where it left shifts the entire 32-bit number from 0 to 7 bits. It then copies the lower 16 bits of the shifted value into data memory. During the shift, the low-order bits are filled with zeros, and the high-order bits are lost. The accumulator itself remains unaffected.									
Words	1									
Cycles	Cycles for a Single SACL Instruction									
	Program									

	Program									
Operand	ROM	DARAM	SARAM	External						
DARAM	1	1	1	1+p						
SARAM	1	1	1, 2†	1+p						
External	2+d	2+d	2+d	4+d+p						

[†] If the operand and the code are in the same SARAM block.

		cies for a kep	eat (RPT) Execution		
			Pre	ogram	
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+2†	n+p
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p
	† If the opera	and and the code	are in the same SARA	M block.	
Example 1	SACL	DAT11,1	;(DP = 4: a ;left shift		0200h-027Fh,
		1	Before Instruction		After Instruction
		ACC X	7C63 8421	ACC	X 7C63 8421h C
		a Memory 20Bh	05h	Data Memory 20Bh	-
Example 2	SACL	*,0,AR7	;(No shift)		
		I	Before Instruction		After Instruction
		ARP [6	ARP	7
		AR6	300h	AR6	300h
		ACC X	00FF 8421h	ACC	X 00FF 8421h
		a Memory 300h	05h	Data Memory 300h	

Syntax	SAR AR <i>x</i> , <i>d</i> SAR AR <i>x</i> , ir	8					
Operands	dma: x:	7 LSBs of the data-memory address Value from 0 to 7 designating the auxiliary register value to stored					
	n: ind:	Value from 0 to 7 designating the next auxiliary register Select one of the following seven options: * *+ *- *0+ *0- *BR0+ *BR0-					

Opcode	SA	r ar	x, dr	na												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	0		Х		0				dma			
	SAR ARx, ind [, ARn]															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	0		Х		0		ARU		Ν		NAR	

Note: ARU, N, and NAR are defined in section 6.3, Indirect Addressing Mode (page 6-9).

Execution	Increment PC, then
	$(ARx) \rightarrow data$ -memory address

1

Status Bits None

Description The content of the designated auxiliary register (ARx) is stored in the specified data-memory location. When the content of the designated auxiliary register is also modified by the instruction (in indirect addressing mode), SAR copies the auxiliary register value to data memory before it increments or decrements the contents of the auxiliary register.

Words

Cycles

	Program								
Operand	ROM	DARAM	SARAM	External					
DARAM	1	1	1	1+p					
SARAM	1	1	1, 2†	1+p					
External	2+d	2+d	2+d	4+d+p					

[†] If the operand and the code are in the same SARAM block

		ycles for a f			IStruction						
		Program									
	Operand	ROM	DARAM	SARAM	External						
	DARAM	n	n	n	n+p						
	SARAM	n	n	n, n+2†	n+p						
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p						
	† If the operation	and and the coo	de are in the same SAR/	M block							
Example 1	SAR	AR0,DAI	530 ;(DP = 6: a	ddresses 03	00h-037Fh)						
			Before Instruction		After Instructio						
		AR0	37h	AR0	37						
		a Memory 31Eh	18h	Data Memory 31Eh	37						
xample 2	SAR	AR0,*+									
			Before Instruction		After Instructio						
		ARP	0	ARP							
		AR0	401h	AR0	402						
		a Memory 401h	Oh	Data Memory 401h	401						
Syntax	SBRK #/	ĸ				:	Short i	mmedia	te ado	dress	ing
-------------	-------------------------------------	---	---	---------------------------------	-------------------------------	------------------------	--------------------------	------------------------------------	------------------------------	-------------------------	--------------------
Operands	k:	8-bit p	ositive sh	ort imm	ediate	value	e				
Opcode	SBRK 15 14		11 10	9	87	6	5	4 3	2	1	0
	0 1	1 1	1 1	0	D			k			
Execution	(current /	t PC, then AR) – k → $($ t k is an 8-b	current Al		int.						
Status Bits	None										
Description	current a places th auxiliary	immediate uxiliary reg e contents register ari ositive inte	jister (the of the aux thmetic ur	one po iliary re nit (ARA	inted t gister. U), wit	o by The s h the	the AF ubtrac imme	RP) and ction take diate val	the re es plac lue tre	esult ce in eated	re- the l as
Words	1										
Cycles			Cycles fo	r a Sing	le SBR	K Inst	tructio	n			
	ROM		DARAM		SAR	AM		Exter	nal		
	1		1		1			1+p			
Example	SBRK	#0FFł	ı								
		ARP AR7	Befor	e Instruc	tion 7 0h		RP R7	Af	ter Ins	FF0	7

Syntax	SET	ETC control bit														
Operands	contr	ol bit		Selec CNF NTM OVM SXM TC XF	Ca R/ In O' Si Te	e of th arry b AM c terrup verflc gn-ex est/co = pin	bit of onfig ot mo ow m otens ontrol	statu jurati ode b ode l sion r flag	on co oit of bit of node bit of	gister ontro statu statu statu bit c f stat	ST1 bit o s reg us reg of sta us re	of sta jister gister tus re giste	ST0 r ST(egist er ST) er Sī		Γ1
Opcode	SET															
	15	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	7 0	<u>6</u> 1	5 0	4	<u>3</u> 1	2 1	<u>1</u> 1	0
	SET								0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	1	0	1
	SET	С ІМТ	M													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	0	0	1
	SET	cov	М													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	0	1	1
	SET	C SX	Μ													
	15	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	7	<u>6</u> 1	5 0	4	3	2 1	1 1	0
								0	0		0	0	0			
	SET						-	-	_	-	_			-		
	15	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	7 0	<u>6</u> 1	5 0	4	<u>3</u> 1	2	<u>1</u> 1	0
								0	0		0	•		0		
	SET		40	4.0		4.0	•	•	-	•	_		0	•		0
	15	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	7 0	<u>6</u> 1	5 0	4	<u>3</u> 1	2 1	<u>1</u> 0	0
Execution	Incre $1 \rightarrow 0$				۱											
Status Bits	None	;														
Description	The s ST0 a more	and S	ST1.	Sees	sectio	on 4.5	5, <i>Sta</i>	atus a								

Words	1				
Cycles			Cycles for a S	ingle SETC Instruction	on
	ROM		DARAM	SARAM	External
	1		1	1	1+p
		Cycles fo	• •) Execution of an SE	
	ROM		DARAM	SARAM	External
	n		n	n	n+p
Example	SETC	TC	;TC i	s bit 11 of ST	L
		ST1	Before Inst	x1xxh ST1	After Instruction

Syntax	SFL															
Operands	None															
Opcode	15 1	14 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 0	4	<u>3</u> 1	2 0	1 0	0 1
Execution	Increr (ACC (ACC $0 \rightarrow A$	(31)) (30:0) → (0)) →	2		:1)										
Status Bits	<u>Affect</u> C	<u>ts</u>														
	This i	nstru	uctior	n is r	not af	ffecte	d by	SXN	1.							
Description	The S cant b (C). S	oit is	filled	with	a 0,	and	he n	nosts	signif	ican						-
Words	1															
Cycles					Су	cles	or a	Sing	le SF	L Ins	truct	ion				
	ROM				DAF	RAM			SAF	RAM			Ext	ernal		
	1				1				1				1+p)		
			Cycle	es fo	r a R	epeat	(RP	T) Ex	ecuti	on o	f an \$	SFL I	nstru	ction		
	ROM				DAF	RAM			SAF	RAM			Ext	ernal		
	n				n				n				n+p)		
Example	SFL		ACC		X	Befo		tructi 00123			ACC		1	After	I nstru 60002	
					С								С			

Syntax	SFR											
Operands	None											
Opcode	15 14 13 12 1 0 1 1	<u>11 10</u> 1 1	9 1	8 0	7 0	6 0	5 0	4	<u>3</u> 1	2 0	1 1	0
Execution	Increment PC, the If SXM = 0 Then $0 \rightarrow AC$ If SXM = 1 Then (ACC(3 (ACC(31:1)) $\rightarrow AC$ (ACC(0)) $\rightarrow C$	C(31). 1)) → ACC	:(31)									
Status Bits	<u>Affected by</u> SXM	<u>Affects</u> C	5									
Description	The SFR instructi	on shifts th	e acci	umul	lator	right	one	bit.				
	☐ If SXM = 1, th (MSB) is unch carry bit (C).		•					-				-
	If SXM = 0, the tor bits are sh the carry bit, a	ifted right I	by one	e bit.	The	leas	t sigi	nifica	ant bi			
Words	1											
Cycles		Cycles	for a S	ingle	e SFR	lnst	tructi	on				
	ROM	DARAM			SAR	AM			Ext	ernal		
	1	1			1				1+p)		
	Cycles f	or a Repeat	t (RPT)) Exe	cutio	on of	an S	FR Ir	nstru	ction		
	ROM	DARAM		-	SAR					ernal		
	n	n			n				n+p)		



Syntax	SPAC			
Operands	None			
Opcode	15 14 13 1 0 1	<u>12 11 10 9</u> 1 1 1 1 1	8 7 6 5 0 0 0 0	
Execution	Increment PC (ACC) – shifte	, then ed (PREG) $ ightarrow$ ACC		
Status Bits	<u>Affected by</u> PM and OVM	<u>Affects</u> C and OV		
	This instructio	n is not affected by	SXM.	
Description	from the conte	ent of the accumula	tor. The result is	A status bits, is subtracted stored in the accumulator e is always sign extended
	The function o instructions.	f the SPAC instruction	on is a subtask of t	he LTS, MPYS, and SQRS
Words	1			
Cycles		Cycles for a S	ingle SPAC Instru	uction
	ROM	DARAM	SARAM	External
	1	1	1	1+p
	Cycle	es for a Repeat (RPT) Execution of an	SPAC Instruction
	Cycle ROM	es for a Repeat (RPT DARAM) Execution of an SARAM	SPAC Instruction External

Syntax	SPH dma SPH ind [,	PH dmaDirect addressingPH ind [, ARn]Indirect addressing											
Operands	dma: n: ind:	Value	from	0 to 7 of the	7 des e follo	signat	ting t g sev	dress he next a en optior R0+ *E		ary re	giste	er	
Opcode	SPH dm	а											
	15 14	13 12		10	9	8	7	6 5	4	3	2	1	0
	1 0	0 0	1	1	0	1	0			dma			
	SPH ina	[, AR <i>n</i>]											
	15 14	13 12		10	9	8	7	6 5	4	3	2	1	0
	1 0 Note: A		1	1	0 inod ir	1	1	ARL 8, Indirect A		N	lada (r	NAR	0)
Execution Status Bits Description	Increment 16 MSBs of <u>Affected b</u> PM The 16 hig stored in d shifter, wh mode is se are lost. If bits are zet value are s value is mo	of shifted wh-order ata mem ere it is lected, the a left shift ro filled. I tored in o	(PRE oits of ory. F shiften he hig t is se f PM = data n	the F irst, th d as s h-ord electer = 00, r	PREC speci er bit d, the no sh ry. Ne	G, shi P-bit P ified t is are high ift occ pither	ifted PREC by th sign n-ord curs.	as specif o value is e PM bit extende er bits ar Then the	ied b copie s. If t d and e lost 16 M	ed int he ri the l and ISBs	o the ght-s ow-c the lo of th	e prod shift-b order ow-or e shif	luct by-6 bits der ted
	I		_										
Cycles			Сус	les fo	r a Si	-		Instructio	on				
	Onerend	DOM					Prog			Ex	1010		
	Operand	ROM			ARA	IVI		SARAM			tern	al	
	DARAM	1		1						1+			
	SARAM	1		1				1, 2†		1+	-		
	External	2+d		2	+d			2+d		4+	d+p		

		Cycles for a Repeat (RFT) Execution of an SFT instruction							
			Pr	ogram					
	Operand	ROM	DARAM	SARAM	External				
	DARAM	n	n	n	n+p				
	SARAM	n	n	n, n+2†	n+p				
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p				
	† If the ope	rand and the c	ode are in the same SAR	AM block					
xample 1	SPH	DAT3	;(DP = 4: a ;PM = 0: nc		00h-027Fh,				
			Before Instruction		After Instruction				
		PREG	FE079844h	PREG	FE079844h				
	Da	ta Memory 203h	4567h	Data Memory 203h	FE07h				
xample 2	SPH	*,AR7	;(PM = 2: 1	eft shift c	of four)				
			Before Instruction		After Instruction				
		ARP	6	ARP	7				
		AR6	203h	AR6	203h				
		PREG	FE079844h	PREG	FE079844h				
	Da	ta Memory 203h	4567h	Data Memory 203h	E079ł				

Cycles for a Repeat (RPT) Execution of an SPH Instruction

Syntax	SPL di SPL in		AR n]	l							Direct ndire			-		
Operands	dma: n: ind:		Va	alue	from	0 to 1 of the	7 de	signa	g sev	he n	ext a ption		ary re	giste	۶r	
Opcode	SPL	dma	а													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	1	1	0	0	0				dma			
	SPL	ind	[, A F	R n]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 Nata	0	0	0	1	1	0	0	1		ARU		N	a da (r	NAR	
	Note:		₹U, Ν	, and	NAR	are dei	inea	in sect	10N 6.3	s, inai	rect Ac	aress	sing ivi	oae (p	bage 6	-9).
Execution	Increm 16 LSE					G) $ ightarrow$	data	a-me	mory	addı	ress					
Status Bits	<u>Affecte</u> PM	ed bj	<u>/</u>													
Description	The 16 stored shifter, mode i are los bits are value a value i	in da whe s se t. If a e zer are s	ata m ere it lecte a left o fille torec	iemo is s d, the shift ed. If in da	ry. Fi hifteo e hig is se PM = ata m	irst, th d as a h-ord lecte = 00, nemo	ne 32 spec er bi d, th no sl ry. N	2-bit I ified ts are e hig hift oo eithe	PREC by th e sign h-ord ccurs	G val le PN exte er bi . The	ue is o A bits endec ts are en the	copie I and lost 16 L	ed int he rig the l and t SBs	o the ght-s ow-c the lo of th	e proc shift-b order ow-or e shif	duct by-6 bits der fted
Words	1															
Cycles					Cvc	les fo	or a S	Sinale	SPL	Instr	uctio	n				
-					- ,				Prog							
	Opera	nd	RC	M		0	DARA	۸M			RAM		Ex	terna	al	
	DARA	М	1			1				1			1+	р		
	SARA	M	1			1				1, 2	t		1+	р		
	-		-			-										

2+d

2+d

4+d+p

External

2+d

		Cycles for a Repeat (RPT) Execution of all SPL instruction							
			Pr	ogram					
	Operand	ROM	DARAM	SARAM	External				
	DARAM	n	n	n	n+p				
	SARAM	n	n	n, n+2†	n+p				
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p				
	† If the opera	and and the co	ode are in the same SAR	AM block					
Example 1	SPL	DAT5	;(DP = 4: a ;PM = 2: le		,				
			Before Instruction		After Instruction				
	F	PREG	0FE079844h	PREG	0FE079844h				
		Memory 205h	4567h	Data Memory 205h	08440h				
Example 2	SPL	*,AR3	;(PM = 0: n	o shift)					
			Before Instruction		After Instruction				
		ARP	2	ARP	3				
		AR2	205h	AR2	205h				
	F	REG	0FE079844h	PREG	0FE079844h				
		Memory 205h	4567h	Data Memory 205h	09844h				

Cycles for a Repeat (RPT) Execution of an SPL Instruction

Syntax	SPLK #lk, d SPLK #lk, ii	•
Operands	dma: n: lk: ind:	7 LSBs of the data-memory address Value from 0 to 7 designating the next auxiliary register 16-bit long immediate value Select one of the following seven options: * *+ *- *0+ *0- *BR0+ *BR0-

Op	oco	de
----	-----	----

SPLK #lk, dma

15	14	, 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	1	1	0	0				dma			
							II	k							
SPL	SPLK #lk, ind [, ARn]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	1	1	0	1		ARU		Ν		NAR	
	lk														

Note: ARU, N, and NAR are defined in section 6.3, Indirect Addressing Mode (page 6-9).

Execution		ncrement PC, then $\kappa \rightarrow$ data-memory address										
Status Bits	None											
Description	The SPLK i memory loc		s a full 16-bit pa	ttern to be writte	en into any data							
Words	2											
Cycles		Cycles for a Single SPLK Instruction										
			Prog	gram								
	Operand	ROM	DARAM	SARAM	External							
	DARAM	2	2	2	2+2p							
	SARAM	2	2	2, 3†	2+2p							
	External 3+d		3+d	3+d	5+d+2p							
	[†] If the operar	nd and the code are	in the same SARAM	1 block								
Example 1	SPLK	#7FFFh,DAT3	3 ; (1	DP = 6)								

Before Instruction

After Instruction

Data Memory
303h

Data Memory FE07h

303h

Example 2	SPLK #1111	lh,*+,AR4		
		Before Instruction		After Instruction
	ARP	0	ARP	4
	AR0	300h	AR0	
	Data Memory 300h	07h	Data Memory 300h	1111h

Syntax	SPM constant								
Operands	constant: Value from 0 to 3 that determines the product shift mode								
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 1 1 1 1 0								
Execution	Increment PC, then constant \rightarrow product shift mode (PM) bits								
Status Bits	<u>Affects</u> PM								
	This instruction is not affected by SXM.								
Description	The two LSBs of the instruction word are copied into the product shift mode (PM) bits of status register ST1 (bits 1 and 0 of ST1). The PM bits control the mode of the shifter at the output of the PREG. This shifter can shift the PREG output either one or four bits to the left or six bits to the right. The possible PM bit combinations and their meanings are shown in Table 7–8. When an instruction accesses the PREG value, the value first passes through the shifter, where it is shifted by the specified amount.								

Table 7–8. Product Shift Modes

1

PM Field	Specified Product Shift
00	No shift of PREG output
01	PREG output to be left shifted 1 place
10	PREG output to be left shifted 4 places
11	PREG output to be right shifted 6 places and sign extended

The left shifts allow the product to be justified for fractional arithmetic. The right-shift-by-six mode allows up to 128 multiply accumulate processes without the possibility of overflow occurring. PM may also be loaded by an LST #1 instruction.

Words

Cycles

Cycles for a Single SPM Instruction

	ROM	DARAM	SARAM	External						
	1	1	1	1+p						
Example	SPM 3	;is selected; transfers f	<pre>;Product register shift mode 3 (PM = 11) ;is selected causing all subsequent ;transfers from the product register (PREG) ;to be shifted to the right six places.</pre>							

Syntax	SQRA SQRA			מא]							Direct Indire			-		
Operands	dma: n: ind:		Va	alue f	rom	of the	7 des	signa	ting t g sev	he r	ext au		ıry re	giste	r	
Opcode	SQR	A dı	ma													
•	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	1	0	0				dma			
	SQR	∆ in	d	AR n]												
		7 // / 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	1	0	1		ARU		Ν		NAR	
Execution	Increm (ACC) (data-m (TREG	+ sh nem) ×	ifted ory a (data	(PR addre	EG) ss) -	$\rightarrow TR$	EG) ightarrow F	PREG	6						
Status Bits	<u>Affecte</u> OVM a	-				<i>ects</i> and	С									
Description	The contropy to the a TREG,	ccur	mula	tor. T	hen	the a	ddre	ssed	data							
Words	1															
Cycles					Cycle	es for	a Si	ngle	SQRA	A Ins	tructio	on				
									Prog	Iram						
	Opera	nd	RC	M		D	DARA	M		SAI	RAM		Ex	terna	al	
	DARA	N	1			1				1			1+	р		

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

1

1+d

SARAM

External

1

1+d

1+p 2+d+p

1, 2†

1+d

			Pi	rogram				
	Operand	ROM	DARAM	SARAM	External			
	DARAM	n	n	n	n+p			
	SARAM	n	n	n, n+1†	n+p			
	External	n+nd	n+nd	n+nd	n+1+p+nd			
	[†] If the opera	and and the co	de are in the same SAR	AM block				
Example 1	1 SQRA DAT30 ;(DP = 6: addresses 0300h-037Fh ;PM = 0: no shift of product)							
			Before Instruction		After Instruction			
		a Memory 31Eh	0Fh	Data Memory 31Eh	, OFh			
	٦	TREG	3h	TREG	0Fh			
	F	PREG	12Ch	PREG	0E1h			
		ACC X	1F4h	ACC	0 320h C			
		C			C			
Example 2	SQRA	*,AR4	;(PM = 0)					
			Before Instruction		After Instruction			
		ARP	3	ARP	4			
		AR3	31Eh	AR3	31Eh			
		a Memory 31Eh	0Fh	Data Memory 31Eh	, OFh			
	٦	TREG	3h	TREG	0Fh			
	F	PREG	12Ch	PREG	0E1h			
		ACC X	1F4h	ACC	0 320h			
		C			C			

Cycles for a Repeat (RPT) Execution of an SQRA Instruction

Syntax	SQRS SQRS			R <i>n</i>]							Direc Indire			•		
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+															
Opcode	SQ	RS d	та													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	1	1	0				dma			
	SQ	RS ir	nd[AR <i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	0	1	1	1		ARU		Ν		NAR	
Execution	Increr (ACC) (data- (TRE0) – sł mem	nifted	l (PR addre	EG) ess) -	$\rightarrow TR$	EG) ightarrow F	PREG							
Status Bits	<u>Affect</u> OVM	-				<i>ects</i> and	С									
Description	The c tracte loade	d fro	m th	e ac	cum	ulator	. Th	en th	ne ac	dres	ssed	data				
Words	1															
Cycles					Cycle	es for	a Si	ngle	SQRS	6 Ins	tructi	on				
									Prog	jram						
	Oper	and	RC	M		۵	DARA	M		SAI	RAM		Ex	tern	al	

External	1+d	1+d	1+d	2+d+p
† If the opera	and and the	code are in the same S	ARAM block	

1

1, 2†

1

1

DARAM

SARAM

1

1

1+p

1+p

		Program									
	Operand	ROM	DARAM	SARAM	External						
	DARAM	n	n	n	n+p						
	SARAM	n	n	n, n+1†	n+p						
	External	n+nd	n+nd	n+nd	n+1+p+nd						
	† If the opera	and and the coo	de are in the same SAR	AM block							
Example 1	SQRS	DAT9	;(DP = 6: addresses 0300h-037Fh, ;PM = 0: no shift of product)								
			Before Instruction		After Instruction						
		a Memory 309h	08h	Data Memory 309h	/08h						
	٦	TREG	1124h	TREG	08h						
	F	PREG	190h	PREG	40h						
		ACC X C	1450h	ACC	1 12C0h C						
Example 2	SQRS	*, AR5	;(PM = 0)								
			Before Instruction		After Instruction						
		ARP	3	ARP	5						
		AR3	309h	AR3	309h						
		a Memory 309h	08h	Data Memory 309h	/08h						
	٦	TREG		TREG	08h						
	F	PREG	190h	PREG	40h						
		ACC X	1450h	ACC	1 12C0h C						

Syntax		SST # <i>m</i> , <i>dma</i> SST # <i>m</i> , <i>ind</i> [, AR <i>n</i>]									Direct Indire			-		
Operands	dma: n: m: ind:		Va S 0 1	alue f elect	from one Ind Ind	of the licates licates of the	7 de: e foll s tha s tha	signa owing at ST(at ST	ting t g: 0 will 1 will g sev	he n be s be s	ext au stored stored options		ary re	giste	er	
Opcode	SS	T #0,	dma	1												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	1	1	1	0	0				dma			
	SS	T #0,	ind [, A R	n]											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	1	1	1	0	1		ARU		Ν		NAR	
	Note	e: A	RU, N	, and	NAR a	are def	ined i	in sect	ion 6.3	8, Ind	irect Ac	Idress	sing M	ode (page 6	-9).
	SS	T #1,	dma	1												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	1	1	1	1	0				dma			
	SS	T #1,	ind [, A R	n]											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	1	1	1	1	1		ARU		Ν		NAR	
	Note	e: A	RU, N	, and	NAR a	are def	ined i	n sect	ion 6.3	3, Ind	irect Ac	Idress	sing M	ode (page 6	-9).
Execution	Increr (statu					data-	men	nory a	addre	ess						
Status Bits	None															
Description	Statu	s reg	ister	ST0	or ST	⁻ 1 (wl	niche	ever i	s spe	cifie	d) is s	store	d in d	lata	mem	ory.
	page the p	Status register ST0 or ST1 (whichever is specified) is stored in data memory. In direct addressing mode, the specified status register is always stored in data page 0, regardless of the value of the data page pointer (DP) in ST0. Although the processor automatically accesses page 0, the DP is not physically modified; this allows the DP value to be stored unchanged when ST0 is stored.									ointer , the	(DP DP) in S is n	ot p	Altho hysic	ugh ally

In indirect addressing mode, the storage address is obtained from the auxiliary register selected; thus, the specified status register contents can be stored to an address on any page in data memory.

1

Status registers ST0 and ST1 are defined in section 4.5, *Status Registers ST0 and ST1*, on page 4-15.

Words

Cycles

Cycles for a Single SST Instruction										
	Program									
Operand	ROM DARAM SARAM External									
DARAM	1	1	1	1+p						
SARAM	1	1	1, 2†	1+p						
External	2+d	2+d	2+d	4+d+p						

 † If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an SST Instruction

		Program										
	Operand	ROM	DARAM	SARAM	External							
	DARAM	n	n	n	n+p							
	SARAM	n	n	n, n+2†	n+p							
	External	2n+nd	2n+nd	2n+nd	2n+2+nd+p							
	† If the opera	and and the code	are in the same SARA	M block								
Example 1	SST	#0,96		ressing: data utomatically	n page O							
		E	Before Instruction		After Instruction							
		STO	0A408h	ST0	0A408h							
	Data	Memory	0.41	Data Memory	04400							
		60h	0Ah	60h	0A408h							
Example 2	SST	#1,*,AR7	;Indirect ad	ddressing								
		E	Before Instruction		After Instruction							
		ARP	0	ARP	7							
		AR0	300h	AR0	300h							
		ST1	2580h	ST1	2580h							

 ST1
 2580h
 ST1

 Data Memory
 Data Memory

 300h
 0h
 300h

2580h

Syntax	SUB SUB SUB SUB SUB SUB	dma, ind [,; ind, 1 #k	16 shift∣ 6[, A	[, AR R <i>n</i>]	n]]						Direct Direct Indire Indire Short Long	t with ct ac ct wi imm	n left ddres ith lef nediat	shift sing t shi te	I	
Operands	dma:7 LSBs of the data-memory addressshift:Left shift value from 0 to 15 (defausen:Value from 0 to 7 designating thek:8-bit short immediate valuelk:16-bit long immediate valueind:Select one of the following seven**+**0+**BR0+									lts to (next a	uxilia	ary re	giste	er		
Opcode	SUI	B dm	a[,s	hift]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	1	1		sh	hift		0				dma			
	SUB dma, 16															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	0	1	0	1	0				dma			
		Dine	[, shift [, AR n]]									,				
	50 15	5 Ina 14	13 13	112 nint [,	AR /	[[^ر 10	9	8	7	6	5	4	3	2	1	0
	0	0	10	1		-	nift	0	1		ARU	-		2	NAR	
	Note	-		and	NAR 2			n sect	ion 6.3	3 Inc	ndirect Addressing Mode (page 6-9).					
										<i>.</i> ,			<u>g</u>	000 (pagee	0):
			-	, AR /	-	10	0	0	7	0	~	4	2	~	4	0
	15	14	13	12	11	10	9	8	7	6	5 ARU	4	3 N	2	1 NAR	0
	Note	-		•	÷	-	-			2 /00	lirect Ac	Idroce		odo (0)
			κυ, Ν	, anu i			meur	II Seci	1011 0.	5, 110	III ECI AL	iui est	siriy ivi	oue (page o	-9).
		B # k														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	0	1	0				1	k			
	SU	B # /k	[, sh	nift]												
	15		13	12	11	10	9	8	7	6	5	4	3		1	0
	1	0	1	1	1	1	1	1	1	0	1	0		S	hift	
									k							

Execution		 nory address) $ imes$ 2 ^{shift}) $ o$ ACC nory address) $ imes$ 2 ¹⁶) $ o$ ACC	<u>Addressing mode</u> Direct or indirect Direct or indirect			
	(ACC) - ((uata-men		(shift of 16)			
	$(ACC) - k \rightarrow ACC$		Short immediate			
	(ACC) – Ik \times 2 ^{shift} –	$\rightarrow ACC$	Long immediate			
Status Bits	<u>Affected by</u> OVM and SXM	<u>Affects</u> OV and C	Addressing mode Direct or indirect			
	OVM	OV and C	Short immediate			
	OVM and SXM	OV and C	Long immediate			
Description	dressed data-memo tracted from the acc	nd long immediate addressing, th ry location or a 16-bit constant are cumulator. During shifting, low-orde sign extended if SXM = 1 and zero in the accumulator.	re left shifted and sub- der bits are zero filled.			
	from the accumulato	ddressing is used, an 8-bit positive o r. In this case, no shift value may be s SXM, and the instruction is not rep	specified, the subtrac-			
	ates a borrow; it is s 16-bit shift is specifie	bit is cleared (C = 0) if the result of the test of the test (C = 1) if it does not generate a ed with the subtraction, the instruction erated but will not affect the carry between the test of test	borrow. However, if a on will clear the carry			
Words	<u>Words</u> 1 2		Addressing mode Direct, indirect or short immediate Long immediate			
			5			

Cycles

Cycles for a Single SUB Instruction (Using Direct and Indirect Addressing)

	Program								
Operand	ROM	DARAM	SARAM	External					
DARAM	1	1	1	1+p					
SARAM	1	1	1, 2†	1+p					
External	1+d	1+d	1+d	2+d+p					

[†] If the operand and the code are in the same SARAM block.

Cycles for a Repeat (RPT) Execution of an SUB Instruction (Using Direct and Indirect Addressing)

		Program							
Operand	ROM	DARAM	SARAM	External					
DARAM	n	n	n	n+p					
SARAM	n	n	n, n+1†	n+p					
External	n+nd	n+nd	n+nd	n+1+p+nd					

[†] If the operand and the code are in the same SARAM block.

Cycles for a Single SUB Instruction (Using Short Immediate Addressing)

ROM	DARAM	SARAM	External
1	1	1	1+p

Cycles for a Single SUB Instruction (Using Long Immediate Addressing)									
ROM	DARAM	SARAM	External						
2	2	2	2+2p						

Example 1 DAT80 ;(DP = 8: addresses 0400h-047Fh SUB **Before Instruction** After Instruction Data Memory Data Memory 11h 450h 450h Х ACC 24h ACC 1 С С Example 2 *-,1,AR0 ;(Left shift by 1, SXM = 0) SUB

11h

13h



Syntax	SUBB dmaDirect addressingSUBB ind [, ARn]Indirect addressing														
Operands	dma: n: ind:	V	alue	from one	0 to of the	7 de	memo signa lowing *0–	ting t g sev	he n	ext au ptions		iry re	giste	er	
Opcode	SUBB	dma													
	15 1	-	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	1	0	0	1	0	0	0				dma			
	SUBB	ind [, .	ARn]												
	15 1	-	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 1	-	0	0	1	0	0	1		ARU	1.1	N		NAR	0)
	Note:	ARU, N	i, and	NAR a	are dei	inea	in sect	10N 6.3	s, inai	rect Ac	aress	sing ivi	oae (p	bage 6	-9).
Execution Status Bits	Incremen (ACC) – <u>Affected</u> OVM	(data-ı		ory a <u>Aff</u>	iddre: <u>ects</u> / and		- (logi	cal ir	vers	ion o	fC)	\rightarrow A(CC		
	This inst	uction	is no	ot aff	ected	l by	SXM.								
Description	This instruction is not affected by SXM. The content of the addressed data-memory location and the logical inversion of the carry bit is subtracted from the accumulator with sign extension sup- pressed. The carry bit is then affected in the normal manner: the carry bit is cleared ($C = 0$) if the result of the subtraction generates a borrow; it is set ($C = 1$) if it does not generate a borrow.									up- it is					
	The SUB	B instr	uctio	n car	n be u	ised	in pe	form	ing n	nultipl	le-pr	ecisio	on ar	ithme	etic.
Words	1														
Cycles				Cycl	es for	a S	ingle	SUBE	3 Inst	ructio	on				
								Prog	Iram						
	Operand	R	DM		[DAR	AM		SAF	AM		Ex	terna	al	
	DARAM	1			1				1			1+	·р		

	0,0								
	Program								
Operand	ROM	DARAM	SARAM	External					
DARAM	1	1	1	1+p					
SARAM	1	1	1, 2†	1+p					
External	1+d	1+d	1+d	2+d+p					

		Program					
	Operand	ROM	DARAM	SARAM	External		
	DARAM	n	n	n	n+p		
	SARAM	n	n	n, n+1†	n+p		
	External	n+nd	n+nd	n+nd	n+1+p+nd		
	† If the opera	and and the co	de are in the same SAR	AM block			
Example 1	SUBB	DAT5	;(DP = 8: a	ddresses	0400h-047Fh)		
			Before Instruction		After Instruction		
		a Memory 405h	06h	Data Memory 405h	/06h		
		ACC 0 C	06h	ACC	0 0FFFFFFFh C		
Example 2	SUBB	*					
			Before Instruction		After Instruction		
		ARP	6	ARP	6		
		AR6	301h	AR6	301h		
		a Memory 301h	02h	Data Memory 301h	/02h		
		ACC 1	04h	ACC	1 02h		

Cycles for a Repeat (RPT) Execution of an SUBB Instruction

In the first example, C is originally zeroed, presumably from the result of a previous subtract instruction that performed a borrow. The effective operation performed was 6 - 6 - (0-) = -1, generating another borrow (resetting carry) in the process. In the second example, no borrow was previously generated (C = 1), and the result from the subtract instruction does not generate a borrow.

Syntax	SUBC dmaDirect addressingSUBC ind [, ARn]Indirect addressing				
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+				
Opcode	SUBC dma 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	0 0 0 0 1 0 1 0 0 dma				
	SUBC ind [, ARn]				
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>				
	0 0 0 0 1 0 1 0 1 ARU N NAR				
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).				
Execution	For $(ACC) \ge 0$ and $(data-memory address) \ge 0$: Increment PC, then				
	(ACC) – [(data-memory address) $\times 2^{15}$] \rightarrow ALU output				
	If ALU output ≥ 0 Then (ALU output) $\times 2 + 1 \rightarrow ACC$ Else (ACC) $\times 2 \rightarrow ACC$				
Status Bits	<u>Affects</u> OV and C				
Description	Affects				

1

SUBC affects OV but is not affected by OVM; therefore, the accumulator does not saturate upon positive or negative overflows when executing this instruction. The carry bit is affected in the normal manner during this instruction: the carry bit is cleared (C = 0) if the result of the subtraction generates a borrow and is set (C = 1) if it does not generate a borrow.

Words

Cycles

		Program				
Operand	ROM	DARAM	SARAM	External		
DARAM	1	1	1	1+p		
SARAM	1	1	1, 2†	1+p		
External	1+d	1+d	1+d	2+d+p		

Cycles for a Single SUBC Instruction

[†] If the operand and the code are in the same SARAM block

	Program				
	Operand	ROM	DARAM	SARAM	External
	DARAM	n	n	n	n+p
	SARAM	n	n	n, n+1†	n+p
	External	n+nd	n+nd	n+nd	n+1+p+nd
	† If the opera	ind and the code are	e in the same SARA	M block	
Example 1	SUBC	DAT2	;(DP = 6)		
		Bef	ore Instruction		After Instruction
		Memory		Data Memory	
	3	302h	01h	302h	01h
	ŀ	ACC X	04h	ACC 0	08h
		С		С	
Example 2	RPT	#15			
	SUBC	*			
		Bef	ore Instruction		After Instruction
	/	ARP	3	ARP	3
		AR3	1000h	AR3	1000h
	Data	Memory		Data Memory	
		000h	07h	1000h	07h
	ŀ	ACC X	41h	ACC 1	20009h
		С		С	

Cycles for a Repeat (RPT) Execution of an SUBC Instruction

Syntax	SUBS dmaDirect addressingSUBS ind [, ARn]Indirect addressing										
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+										
Opcode	SUBS dr	na									
	15 14		11 10		87	6	5 4	3	2	1	0
	0 1	1 0	0 1	1	0 0			dma			
	SUBS in	d [, AR n]									
	15 14		11 10		87	1	5 4	3	2	1	0
	0 1	1 0	0 1		0 1		RU	N		NAR	
	Note: AF	RU, N, and N/	AR are de	efined in s	ection 6.	3, Indired	ct Address	sing M	<i>ode</i> (p	age 6	-9).
Execution	Increment I (ACC) – (da			ess) \rightarrow A	ACC						
Status Bits	<u>Affected by</u> OVM		<u>Affects</u> OV and								
	This instruc	tion is not	affecte	d by SX	M.						
Description	The content of the specified data-memory location is subtracted from the accu- mulator with sign extension suppressed. The data is treated as a 16-bit un- signed number, regardless of SXM. The accumulator behaves as a signed number. SUBS produces the same results as a SUB instruction with SXM = 0 and a shift count of 0.					un- ned					
	The carry b row and is							n gen	erate	es a b)or-
Words	1										
Cycles		C	ycles fo	or a Sing	le SUB	S Instru	uction				
					Prog	gram					
	Operand	ROM		DARAM		SARA	M	Ex	terna	al	
	DARAM	1		1		1		1+	·р		
	SARAM	1		1		1, 2†		1+	·р		
	External	1+d		1+d		1+d		2+	d+p		

			Pro	ogram			
	Operand	ROM	DARAM	SARAM	External		
	DARAM	n	n	n	n+p		
	SARAM	n	n	n, n+1†	n+p		
	External	n+nd	n+nd	n+nd	n+1+p+nd		
	† If the opera	and and the coo	de are in the same SARA	M block			
Example 1	SUBS	DAT2	;(DP = 16,	SXM = 1)			
			Before Instruction		After Instruction		
		a Memory 802h ACC X C	0F003h 0F105h	Data Memory 802h ACC 1 C	0F003h		
Example 2	SUBS	*	;(SXM = 1)				
			Before Instruction		After Instruction		
		ARP	0	ARP	0		
		AR0	310h	AR0	310h		
		a Memory 310h	0F003h	Data Memory 310h	0F003h		
		ACC X	0FFFF105h	ACC 1 C	0FFF0102h		

Cycles for a Repeat (RPT) Execution of an SUBS Instruction

Syntax	SUBT dmaDirect addressingSUBT ind [, ARn]Indirect addressing						
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0+**BR0+						
Opcode	SUBT dma						
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 1 1 1 0 dma						
	0 1 1 0 0 1 1 1 0 dma						
	SUBT ind [, ARn]						
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	0 1 1 0 0 1 1 1 1 ARU N NAR						
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).						
Execution	Increment PC, then (ACC) – [(data-memory address) $\times 2^{(TREG(3:0))}] \rightarrow (ACC)$ If SXM = 1 Then (data-memory address) is sign-extended. If SXM = 0 Then (data-memory address) is not sign-extended.						
Status Bits	<u>Affected by</u> <u>Affects</u> OVM and SXM OV and C						
Description	The data-memory value is left shifted and subtracted from the accumulator. The left shift is defined by the four LSBs of TREG, resulting in shift options from 0 to 15 bits. The result replaces the accumulator contents. Sign extension on the data-memory value is controlled by the SXM status bit.						
	The carry bit is cleared (C = 0) if the result of the subtraction generates a borrow and is set (C = 1) if it does not generate a borrow.						
Words	1						

Cycles

Cycles for a Single SUBT Instruction

	Program			
Operand	ROM	DARAM	SARAM	External
DARAM	1	1	1	1+p
SARAM	1	1	1, 2†	1+p
External	1+d	1+d	1+d	2+d+p

[†] If the operand and the code are in the same SARAM block.

		Program			
Operand	ROM	DARAM	SARAM	External	
DARAM	n	n	n	n+p	
SARAM	n	n	n, n+1†	n+p	
External	n+nd	n+nd	n+nd	n+1+p+nd	

Cycles for a Repeat (RPT) Execution of an SUBT Instruction

 † If the operand and the code are in the same SARAM block.



Syntax	TBLR dmaDirect addressing TBLR ind [, AR n]Indirect addressing						
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+*-*0+**BR0+**BR0-						
Opcode	TBLR dma 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	1 0 1 0 0 dma						
	TBLR ind [, ARn]						
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	1 0 1 0 0 1 1 0 1 ARU N NAR						
	Note: ARU, N, and NAR are defined in section 6.3, <i>Indirect Addressing Mode</i> (page 6-9).						
Execution	Increment PC, then $(PC) \rightarrow MSTACK$ $(ACC(15:0)) \rightarrow PC$ $(pma) \rightarrow data\text{-memory address}$ For indirect, modify (current AR) and (ARP) as specified $(PC) + 1 \rightarrow PC$ While (repeat counter) \neq 0 $(pma) \rightarrow data\text{-memory address}$ For indirect, modify (current AR) and (ARP) as specified $(PC) + 1 \rightarrow PC$ $(repeat counter) -1 \rightarrow repeat counter.$ $(MSTACK) \rightarrow PC$						
Status Bits	None						
Description	None The TBLR instruction transfers a word from a location in program memory to a data-memory location specified by the instruction. The program-memory ad- dress is defined by the low-order 16 bits of the accumulator. For this operation, a read from program memory is performed, followed by a write to data memory. When repeated with the repeat (RPT) instruction, TBLR effectively becomes a single-cycle instruction, and the program counter that was loaded with (ACC(15:0)) is incremented once each cycle.						
Words	1						

Cycles

		P	rogram		
Operand	ROM	DARAM	SARAM	External	
Source: DARAM/ROM Destination: DARAM	3	3	3	3+p _{code}	
Source: SARAM Destination: DARAM	3	3	3	3+p _{code}	
Source: External Destination: DARAM	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +p _{code}	
Source: DARAM/ROM Destination: SARAM	3	3	3 4†	3+p _{code}	
Source: SARAM Destination: SARAM	3	3	3 4†	3+p _{code}	
Source: External Destination: SARAM	3+p _{src}	3+p _{src}	3+p _{src} 4+p _{src} †	3+p _{src} +p _{code}	
Source: DARAM/ROM Destination: External	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +p _{code}	
Source: SARAM Destination: External	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +p _{code}	
Source: External Destination: External	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	6+p _{src} +d _{dst} +p _{code}	

Cycles for a Single TBLR Instruction

 $\ensuremath{^\dagger}$ If the destination operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of a TBLR Instruction

		Program				
Operand	ROM	DARAM	SARAM	External		
Source: DARAM/ROM Destination: DARAM	n+2	n+2	n+2	n+2+p _{code}		
Source: SARAM Destination: DARAM	n+2	n+2	n+2	n+2+p _{code}		
Source: External Destination: DARAM	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +p _{code}		

 † If the destination operand and the code are in the same SARAM block

[‡] If both the source and the destination operands are in the same SARAM block

§ If both operands and the code are in the same SARAM block

	Program				
Operand	ROM	DARAM	SARAM	External	
Source: DARAM/ROM Destination: SARAM	n+2	n+2	n+2 n+4†	n+2+p _{code}	
Source: SARAM Destination: SARAM	n+2 2n‡	n+2 2n‡	n+2 2n‡ 2n+2§	n+2+p _{code} 2n‡	
Source: External Destination: SARAM	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} n+4+np _{src} †	n+2+np _{src} +p _{code}	
Source: DARAM/ROM Destination: External	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+4+nd _{dst} +p _{code}	
Source: SARAM Destination: External	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+4+nd _{dst} +p _{code}	
Source: External Destination: External	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+2+np _{src} +nd _{dst} + P _{code}	

Cycles for a Repeat (RPT) Execution of a TBLR Instruction (Continued)

[†] If the destination operand and the code are in the same SARAM block [‡] If both the source and the destination operands are in the same SARAM block

§ If both operands and the code are in the same SARAM block

Example 1	TBLR	DAT6	;(DP = 4:	addresses 0200)h-027Fh)
			Before Instruction		After Instruction
		ACC	23h	ACC	23h
	Prog	gram Memory 23h		Program Memory 23h	306h
	Da	ata Memory 206h	75h	Data Memory 206h	306h
Example 2	TBLR	*,AR7			
			Before Instruction		After Instruction
		ARP	Before Instruction	ARP	After Instruction 7
		ARP AR0	Before Instruction 0 300h	ARP AR0	
			0		7
	Ριος	AR0	0 300h	AR0	7 300h

Syntax	TBLW dmaDirect addressing TBLW ind [, AR n]Indirect addressing						
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+**0-* BR0+*BR0-						
Opcode	TBLW dma 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 1 1 0 dma						
Execution	Increment PC, then $(PC+1) \rightarrow MSTACK$ $(ACC(15:0)) \rightarrow PC+1$ $(data-memory address) \rightarrow pma,$ For indirect, modify (current AR) and (ARP) as specified $(PC) + 1 \rightarrow PC$ While (repeat counter) $\neq 0$ $(data-memory address) \rightarrow pma,$ For indirect, modify (current AR) and (ARP) as specified $(PC) + 1 \rightarrow PC$ $(repeat counter) -1 \rightarrow repeat counter.$ $(MSTACK) \rightarrow PC+1$						
Status Bits	None						
Description	The TBLW instruction transfers a word in data memory to program memory. The data-memory address is specified by the instruction, and the program- memory address is specified by the lower 16 bits of the accumulator. A read from data memory is followed by a write to program memory to complete the instruction. When repeated with the repeat (RPT) instruction, TBLW effectively becomes a single-cycle instruction, and the program counter that was loaded with (ACC(15:0)) is incremented once each cycle.						
Words	1						
Cycles

		Р	rogram								
Operand	ROM	DARAM	SARAM	External							
Source: DARAM/ROM Destination: DARAM	3	3	3	3+p _{code}							
Source: SARAM Destination: DARAM	3	3	3	3+p _{code}							
Source: External Destination: DARAM	3+d _{src}	3+d _{src}	3+d _{STC}	3+d _{src} +p _{code}							
Source: DARAM/ROM Destination: SARAM	3	3	3 4†	3+p _{code}							
Source: SARAM Destination: SARAM	3	3	3 4†	3+p _{code}							
Source: External Destination: SARAM	3+d _{src}	3+d _{src}	3+d _{src} 4+d _{src} †	3+d _{src} +p _{code}							
Source: DARAM/ROM Destination: External	4+p _{dst}	4+p _{dst}	4+p _{dst}	5+p _{dst} +p _{code}							
Source: SARAM Destination: External	4+p _{dst}	4+p _{dst}	4+p _{dst}	5+p _{dst} +p _{code}							
Source: External Destination: External	4+d _{src} +p _{dst}	4+d _{src} +p _{dst}	4+d _{src} +p _{dst}	5+d _{src} +p _{dst} +p _{code}							

Cycles for a Single TBLW Instruction

 $\ensuremath{^\dagger}$ If the destination operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of a TBLW Instruction

		Program										
Operand	ROM	DARAM	SARAM	External								
Source: DARAM/ROM Destination: DARAM	n+2	n+2	n+2	n+2+p _{code}								
Source: SARAM Destination: DARAM	n+2	n+2	n+2	n+2+p _{code}								
Source: External Destination: DARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} +p _{code}								

[†] If the destination operand and the code are in the same SARAM block

[‡] If both the source and the destination operands are in the same SARAM block

§ If both operands and the code are in the same SARAM block

-,		,				
		P	rogram			
Operand	ROM	DARAM	SARAM	External		
Source: DARAM/ROM Destination: SARAM	n+2	n+2	n+2 n+3†	n+2+p _{code}		
Source: SARAM Destination: SARAM	n+2 2n‡	n+2 2n‡	n+2 2n‡ 2n+1§	n+2+p _{code} 2n‡		
Source: External Destination: SARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} n+3+nd _{src} †	n+2+nd _{src} +p _{code}		
Source: DARAM/ROM Destination: External	2n+2+np _{dst}	2n+2+np _{dst}	2n+2+np _{dst}	2n+3+np _{dst} +p _{code}		
Source: SARAM Destination: External	2n+2+np _{dst}	2n+2+np _{dst}	2n+2+np _{dst}	2n+3+np _{dst} +p _{code}		
Source: External Destination: External	4n+nd _{src} +np _{dst}	4n+nd _{src} +np _{dst}	4n+nd _{src} +np _{dst}	4n+1+nd _{src} +np _{dst} + P _{code}		

Cycles for a Repeat (RPT) Execution of a TBLW Instruction (Continued)

[†] If the destination operand and the code are in the same SARAM block [‡] If both the source and the destination operands are in the same SARAM block

\$ If both operands and the code are in the same SARAM block

Example 1	TBLW	DAT5	;(DP = 32:	addresses 100	0h-107Fh)
			Before Instruction		After Instruction
		ACC	257h	ACC	257h
	D	ata Memory 1005h	4339h	Data Memory 1005h	4339h
	Pro	gram Memory 257h	306h	Program Memory 257h	4399h
Example 2	TBLW	*			
			Before Instruction		After Instruction
		ARP	Before Instruction	ARP	After Instruction
		ARP AR6		ARP AR6	
			6		6
	D	AR6	6 1006h	AR6	6 1006h

Syntax	TRAP													
Operands	None													
Opcode	15 14 1 0	<u>13 12</u> 1 1	11 1	<u>10</u> 1	9 1	8 0	7 0	6 1	5 0	4 1	<u>3</u> 0	2 0	1 0	0
Execution	(PC) + 1 \rightarrow stack 22h \rightarrow PC													
Status Bits	Not affecte	d by IN	ΓM; d	loes	not a	ffect	INT	И.						
Description	The TRAP program-m onto the ha instruction stack enab the instruct able.	emory I rdware to trans les a re	ocati stack fer co turn i	on 22 The ontrol nstru	2h ar instr to th ction	nd pu ructio ne TF n to p	ishes on at RAP oop th	the locat routi ne re	prog tion 2 ne. F turn a	ram 2h m Puttin addre	coun lay co g (Po ess ('	iter (I ontai C + 1 whicl	PC) p n a b l) on h poi	olus 1 ranch to the nts to
Cycles			Сус	les fo	or a S	Single	e TR/	AP In	struc	tion				
	ROM			RAM				RAM				ernal		
	4 † The proces PC discont					0		•					words	. If the
Example	TRAP		itro]	is l is	-						-			

Syntax	XOR dma XOR ind [, ARn] XOR #lk [, shift] XOR #lk,16										Direct addressing Indirect addressing Long immediate addressing Long immediate with left shift of 16					-
Operands	dma:7 LSBs of the data-memory addressshift:Left shift value from 0 to 15 (defaults to 0)n:Value from 0 to 7 designating the next auxiliary registerlk:16-bit long immediate valueind:Select one of the following seven options:**+**0+**BR0+															
Opcode	XOF	R dm	a													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	0	0	0				dma			
	XOF	R ind	/[, A I	R <i>n</i>]												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	1	1	0	0	1		ARU		Ν		NAR	
	XOF	R # /k	[, sh	oift]			ined i		ion 6.3	3, Indi	irect Ac	ddress	-		-	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	1	1	1	0	1		sł	nift	
								I	k							
	XOF	R # /k	, 16													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	1	0	0	0	0	0	1	1
								I	k							
Execution	Increm <u>Event(</u> (ACC((ACC((<u>s)</u> 15:0] 31:1 31:0])) XC 6)) –)) XC	DR (d → AC DR lk	lata-r C(31 × 2	:16) shift _	→ AC	CC(3 [.]	1:0)	→ AC	C(15	:0) C	oirect	or ir	ediate	ct e
	(ACC(31:0)) XC	DR lk	× 2	$16 \rightarrow$	ACC	(31:0))		Long immediate					

with left shift of 16

Status Bits	None					
Description	With direct or indirect addressing, the low hall exclusive ORed with the content of the address the result replaces the low half of the accumula accumulator value is unaffected. With immedia diate constant is shifted and zero filled on both the entire content of the accumulator. The carry	ssed data memory location, and lator value; the upper half of the liate addressing, the long imme- h ends and exclusive ORed with				
Words	<u>Words</u> 1	<u>Addressing mode</u> Direct or indirect				
Quality	2	Long immediate				

Cycles

Cycles for a Single XOR Instruction (Using Direct and Indirect Addressing)

	Program										
Operand	ROM	DARAM	SARAM	External							
DARAM	1	1	1	1+p							
SARAM	1	1	1, 2†	1+p							
External	1+d	1+d	1+d	2+d+p							

[†] If the operand and the code are in the same SARAM block

Cycles for a Repeat (RPT) Execution of an XOR Instruction (Using Direct and Indirect Addressing)

	Program										
Operand	ROM	DARAM	SARAM	External							
DARAM	n	n	n	n+p							
SARAM	n	n	n, n+1†	n+p							
External	n+nd	n+nd	n+nd	n+1+p+nd							

 † If the operand and the code are in the same SARAM block

Cycles for a Single XOR Instruction (Using Long Immediate Addressing)

ROM	DARAM	SARAM	External
2	2	2	2+2p

Example 1	XOR	DAT127	80h-FFFFh)		
			Before Instruction		After Instruction
		Data Memory 0FFFFh ACC X C	0F0F0h 12345678h	Data Memory 0FFFFh ACC X C	0F0F0h 1234A688h
Example 2	XOR	*+,AR0		Ū	
			Before Instruction		After Instruction
		ARP	7	ARP	0
		AR7	300h	AR7	301h
		Data Memory 300h	0FFFFh	Data Memory 300h	0FFFFh
		ACC X	1234F0F0h	ACC X	12340F0Fh
		C		C	
Example 3	XOR	#0F0F0h,4	;(First shi ;four)	ft data value	e left by
			Before Instruction		After Instruction
		ACC X	11111010h	ACC X	111E1F10h
		C		C	

Syntax		ZALR dma ZALR ind [, ARn]									Direct addressing Indirect addressing				
Operands	dma:7 LSBs of the data-memory addressn:Value from 0 to 7 designating the next auxiliary registerind:Select one of the following seven options:**+*+*0+* BR0+*BR0-										۶r				
Opcode	ZALR di	ma													
	15 14	13 12	11	10 9		7	6	5	4	3	2	1	0		
	0 1	1 0	1	0 (0	0				dma					
	ZALR in	d [, AR n]													
	15 14	13 12	11	10 9	8	7	6	5	4	3	2	1	0		
	0 1	1 0	1	0 (0	1		ARU		Ν	_	NAR			
Execution Status Bits	Increment (data-mem 8000h \rightarrow A None	ory addre	ess) –	→ ACC	31:16))									
Description	The ZALR the accume of the LSB	ulator. Th	e inst	ruction	round	s the	value	by a	ddin	g hal	f of t	he va			
Words	1														
Cycles			Cycle	es for a	Single			ructio	on						
	Program														
	Operand	ROM			RAM		SAR	AM			tern	al	_		
	DARAM	1		1			1			1+	р				
	SARAM	1		1			1, 2†			1+	р				

 $\ensuremath{^\dagger}$ If the operand and the code are in the same SARAM block

1+d

External

1+d

2+d+p

1+d

	yelee lei al	Repeat (RPT) Execu		Instruction
		P	rogram	
Operand	ROM	DARAM	SARAM	External
DARAM	n	n	n	n+p
SARAM	n	n	n, n+1†	n+p
External	n+nd	n+nd	n+nd	n+1+p+nd
[†] If the opera	and and the co	de are in the same SAR	AM block	
ZALR	DAT3	;(DP = 32:	addresses	1000h-107Fh)
		Before Instruction		After Instruction
		3F01h	Data Memory 1003h	3F01h
	ACC X C	77FFFFh	ACC	X 3F018000h C
ZALR	*-,AR4			
		Before Instruction		After Instruction
	ARP	7	ARP	4
	AR7	0FF00h	AR7	0FEFFh
	a Memory FF00h	0E0E0h	Data Memory 0FF00h	0E0E0h
	DARAM SARAM External † If the opera ZALR Data	DARAM n SARAM n External n+nd T If the operand and the co ZALR DAT3 Data Memory 1003h ACC X C ZALR *-, AR4 ARP AR7 Data Memory	OperandROMDARAMDARAMnnDARAMnnSARAMnnExternal $n+nd$ $n+nd$ † If the operand and the code are in the same SARZALRDAT3; (DP = 32:Before InstructionData Memory 1003h3F01hACCX77FFFFhCZALR $*-$, AR4ARP7AR7OFF00hData Memory0FF00h	DARAMnnnSARAMnnnSARAMnnnn, n+1 [†] Externaln+ndn+ndthe operand and the code are in the same SARAM blockZALRDAT3; (DP = 32: addressesBefore InstructionData Memory 1003h3F01hACCX77FFFFhACCX77FFFFhACCX77FFFFhARP7ARP7AR7OFF00hData Memory 005F00hAR7Data Memory 005F00hData MemoryData Memory 005F00hData Memory

TMS320C1x/C2x/C20x/C5x Instruction Set Comparison

This appendix contains a table that compares the TMS320C1x, TMS320C2x, TMS320C20x, and TMS320C5x instructions alphabetically. Each table entry shows the syntax for the instruction, indicates which devices support the instruction, and describes the operation of the instruction. Section A.1 shows a sample table entry and describes the symbols and abbreviations used in the table.

The TMS320C2x, TMS320C20x, and TMS320C5x devices have *enhanced instructions*; enhanced instructions are single mnemonics that perform the functions of several similar instructions. Section A.2 summarizes the enhanced instructions.

This appendix does not cover topics such as opcodes, instruction timing, or addressing modes; in addition to this book, the following documents cover such topics in detail:

TMS320C1x User's Guide (literature number SPRU013)

TMS320C2x User's Guide (literature number SPRU014)

TMS320C5x User's Guide (literature number SPRU056)

Iopi	c Page	
A.1	Using the Instruction Set Comparison Table A-2	
A.2	Enhanced Instructions	
A.3	Instruction Set Comparison Table	

A.1 Using the Instruction Set Comparison Table

To help you read the comparison table, this section provides an example of a table entry and a list of acronyms.

A.1.1 An Example of a Table Entry

In cases where more than one syntax is used, the first syntax is usually for direct addressing and the second is usually for indirect addressing. Where three or more syntaxes are used, the syntaxes are normally specific to a device.

Syntax	1x	2x	2xx	5x	Description
AND dma	\checkmark	\checkmark	\checkmark	\checkmark	AND With Accumulator
AND { <i>ind</i> } [, <i>next ARP</i>] AND # <i>lk</i> [, <i>shift</i>]	V	V	\checkmark	√ √	TMS320C1x and TMS320C2x devices: AND the contents of the addressed data-memory location with the 16 LSBs of the accumulator. The 16 MSBs of the accumulator are ANDed with 0s.
					TMS320C20x and TMS320C5x devices: AND the contents of the addressed data-memory location or a 16-bit immediate value with the contents of the accumulator. The 16 MSBs of the accumulator are ANDed with 0s. If a shift is specified, left shift the constant before the AND. Low-order bits below and high-order bits above the shifted value are treated as 0s.

This is how the AND instruction appears in the table:

The first column, *Syntax*, states the mnemonic and the syntaxes for the AND instruction.

The checks in the second through the fifth columns, 1x, 2x, 2xx, and 5x, indicate the devices that can be used with each of the syntaxes.

- 1x refers to the TMS320C1x devices
- 2x refers to the TMS320C2x devices, including TMS320C25
- 2xx refers to the TMS320C20x devices
- 5x refers to the TMS320C5x devices

In this example, you can use the first two syntaxes with TMS320C1x, TMS320C2x, TMS320C20x, and TMS320C5x devices, but you can use the last syntax only with TMS320C20x and TMS320C5x devices.

The sixth column, *Description*, briefly describes how the instruction functions. Often, an instruction functions slightly differently for the different devices: read the entire description before using the instruction.

A.1.2 Symbols and Acronyms Used in the Table

The following table lists the instruction set symbols and acronyms used throughout this chapter:

Table A–1. Symbols and Acronyms Used in the Instruction Set Comparison Table

Symbol	Description	Symbol	Description
lk	16-bit immediate value	INTM	interrupt mask bit
k	8-bit immediate value	INTR	interrupt mode bit
{ind}	indirect address	OV	overflow bit
ACC	accumulator	Р	program bus
ACCB	accumulator buffer	PA	port address
AR	auxiliary register	PC	program counter
ARCR	auxiliary register compare	PM	product shifter mode
ARP	auxiliary register pointer	pma	program-memory address
BMAR	block move address register	RPTC	repeat counter
BRCR	block repeat count register	shift, shift _n	shift value
С	carry bit	src	source address
DBMR	dynamic bit manipulation register	ST	status register
dma	data-memory address	SXM	sign-extension mode bit
DP	data-memory page pointer	ТС	test/control bit
dst	destination address	Т	temporary register
FO	format status list	TREGn	TMS320C5x temporary register (0-2)
FSX	external framing pulse	TXM	transmit mode status register
IMR	interrupt mask register	XF	XF pin status bit

Based on the device, this is how the indirect addressing operand {ind} is interpreted:

{ind} 'C1x: { * | *+ | *- } 'C2x: { * | *+ | *- | *0+ | *0- | *BR0+ | *BR0- } 'C20x: { * | *+ | *- | *0+ | *0- | *BR0+ | *BR0- } 'C5x: { * | *+ | *- | *0+ | *0- | *BR0+ | *BR0- }

where the possible options are separated by vertical bars (|). For example:

ADD {ind}

is interpreted as:

'C1x devices	ADD { * *+ *- }
'C2x devices	ADD { * *+ *– *0+ *0– *BR0+ *BR0– }
'C20x devices	ADD { * *+ *– *0+ *0– *BR0+ *BR0– }
'C5x devices	ADD { * *+ *- *0+ *0- *BR0+ *BR0- }

Based on the device, these are the sets of values for shift, shift₁, and shift₂:

shift	'C1x:	0-15 (shift of 0-15 bits)
	'C2x:	0-15 (shift of 0-15 bits)
	'C20x:	0-16 (shift of 0-16 bits)
	'C5x:	0-16 (shift of 0-16 bits)
		,
shift ₁	'C1x:	n/a
	'C2x:	0-15 (shift of 0-15 bits)
	'C20x:	0-16 (shift of 0-16 bits)
	'C5x:	0-16 (shift of 0-16 bits)
shift ₂	'C1x:	n/a
	'C2x:	n/a
	'C20x:	0-15 (shift of 0-15 bits)
	'C5x:	0-15 (shift of 0-15 bits)

In some cases, the sets are smaller; in these cases, the valid sets are given in the *Description* column of the table.

A.2 Enhanced Instructions

An enhanced instruction is a single mnemonic that performs the functions of several similar instructions. For example, the enhanced instruction ADD performs the ADD, ADDH, ADDK, and ADLK functions and replaces any of these other instructions at assembly time. For example, when a program using ADDH is assembled for the 'C20x or 'C5x, ADDH is replaced by an ADD instruction that performs the same function. These enhanced instructions are valid for TMS320C2x, TMS320C20x, and TMS320C5x devices (not TMS320C1x).

Table A–2 below summarizes the enhanced instructions and the functions that the enhanced instructions perform (based on TMS320C1x/2x mnemonics).

Table A–2. Summary of Enhanced Instructions

	anced ruction	Includes These Operations
ADD)	ADD, ADDH, ADDK, ADLK
AND)	AND, ANDK
BCN	ID	BBNZ, BBZ, BC, BCND, BGEZ, BGZ, BIOZ, BLEZ, BLZ, BNC, BNV, BNZ, BV, BZ
BLD	D	BLDD, BLKD
BLD	Р	BLDP, BLKP
CLR	C	CLRC, CNFD, EINT, RC, RHM, ROVM, RSXM, RTC, RXF
LAC	С	LAC, LACC, LALK, ZALH
LAC	L	LACK, LACL, ZAC, ZALS
LAR		LAR, LARK, LRLK
LDP		LDP, LDPK
LST		LST, LST1
MAF	R	LARP, MAR
MPY	/	MPY, MPYK
OR		OR, ORK
RPT		RPT, RPTK
SET	С	CNFP, DINT, SC, SETC, SHM, SOVM, SSXM, STC, SXF
SUB	5	SUB, SUBH, SUBK

A.3 Instruction Set Comparison Table

Syntax	1x	2x	2xx	5x	Description
ABS	\checkmark	\checkmark	\checkmark	\checkmark	Absolute Value of Accumulator
					If the contents of the accumulator are less than zero, replace the contents with the 2s complement of the contents. If the contents are ≥ 0 , the accumulator is not affected.
ADCB					Add ACCB to Accumulator With Carry
					Add the contents of the ACCB and the value of the carry bit to the accumulator. If the result of the addition generates a carry from the accumulator's MSB, the carry bit is set to 1.
ADD dma [, shiff]	\checkmark	\checkmark	\checkmark	\checkmark	Add to Accumulator With Shift
<pre>ADD {ind} [, shift [, next ARP]] ADD #k ADD # lk [, shift2]</pre>	1	V	イ イ イ	 	TMS320C1x and TMS320C2x devices: Add the contents of the addressed data-memory location to the accumulator; if a shift is specified, left shift the contents of the location before the add. During shifting, low-order bits are zero filled, and high-order bits are sign extended.
					TMS320C20x and TMS320C5x devices: Add the contents of the addressed data-memory location or an immediate value to the accumulator; if a shift is specified, left shift the data before the add. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
ADDB					Add ACCB to Accumulator
					Add the contents of the ACCB to the accumulator.
ADDC dma		\checkmark	\checkmark	\checkmark	Add to Accumulator With Carry
ADDC {ind} [, next ARP]		\checkmark	V	\checkmark	Add the contents of the addressed data-memory location and the carry bit to the accumulator.
ADDH dma	\checkmark	\checkmark	\checkmark	\checkmark	Add High to Accumulator
ADDH { <i>ind</i> } [, <i>next ARP</i>]	V	V	V	\checkmark	Add the contents of the addressed data-memory location to the 16 MSBs of the accumulator. The LSBs are not affected. If the result of the addition generates a carry, the carry bit is set to 1.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: If the result of the addition generates a carry from the accumulator's MSB, the carry bit is set to 1.

Syntax	1x	2x	2xx	5x	Description
ADDK #k		\checkmark	\checkmark		Add to Accumulator Short Immediate
					TMS320C1x devices: Add an 8-bit immediate value to the accumulator.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Add an 8-bit immediate value, right justified, to the accumulator with the result replacing the accumulator contents. The immediate value is treated as an 8-bit positive number; sign extension is suppressed.
ADDS dma	\checkmark	\checkmark	\checkmark	\checkmark	Add to Accumulator With Sign Extension Suppressed
ADDS {ind} [, next ARP]	\checkmark	\checkmark	\checkmark	\checkmark	
					Add the contents of the addressed data-memory location to the accumulator. The value is treated as a 16-bit unsigned number; sign extension is suppressed.
ADDT dma		\checkmark	V	\checkmark	Add to Accumulator With Shift Specified by T Register
ADDT { <i>ind</i> } [, <i>next ARP</i>]		V	√	V	Left shift the contents of the addressed data-memory location by the value in the 4 LSBs of the T register; add the result to the accumulator. If a shift is specified, left shift the data before the add. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
					TMS320C20x and TMS320C5x devices: If the result of the addition generates a carry from the accumulator's MSB, the carry bit is set to 1.
ADLK #lk [, shift]		\checkmark	\checkmark		Add to Accumulator Long Immediate With Shift
					Add a 16-bit immediate value to the accumulator; if a shift is specified, left shift the value before the add. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
ADRK #k		\checkmark			Add to Auxiliary Register Short Immediate
					Add an 8-bit immediate value to the current auxiliary register.

Syntax	1x	2x	2xx	5x	Description
AND dma	\checkmark		\checkmark		AND With Accumulator
<pre>AND {ind} [, next ARP] AND #lk [, shift]</pre>	\checkmark	V		√ √	TMS320C1x and TMS320C2x devices: AND the contents of the addressed data-memory location with the 16 LSBs of the accumulator. The 16 MSBs of the accumulator are ANDed with 0s.
					TMS320C20x and TMS320C5x devices: AND the contents of the addressed data-memory location or a 16-bit immediate value with the contents of the accumulator. The 16 MSBs of the accumulator are ANDed with 0s. If a shift is specified, left shift the constant before the AND. Low-order bits below and high-order bits above the shifted value are treated as 0s.
ANDB				\checkmark	AND ACCB to Accumulator
					AND the contents of the ACCB to the accumulator.
ANDK #lk [, shiff]		\checkmark	\checkmark	\checkmark	AND Immediate With Accumulator With Shift
					AND a 16-bit immediate value with the contents of the accumulator; if a shift is specified, left shift the constant before the AND.
APAC	\checkmark	\checkmark	\checkmark	\checkmark	Add P Register to Accumulator
					Add the contents of the P register to the accumulator.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Before the add, left shift the contents of the P register as defined by the PM status bits.
APL [# <i>lk</i>] , <i>dma</i> APL [# <i>lk</i> ,] { <i>ind</i> } [, <i>next ARP</i>]				√ √	AND Data-Memory Value With DBMR or Long Constant
				v	AND the data-memory value with the contents of the DBMR or a long constant. If a long constant is specified, it is ANDed with the contents of the data-memory location. The result is written back into the data-memory location previously holding the first operand. If the result is 0, the TC bit is set to 1; otherwise, the TC bit is cleared.
B pma	\checkmark				Branch Unconditionally
B pma [, {ind} [, next ARP]]		\checkmark	\checkmark		Branch to the specified program-memory address.
					TMS320C2x and TMS320C20x devices: Modify the current AR and ARP as specified.

Syntax	1x	2x	2xx	5x	Description
B [D] pma [, {ind} [, next ARP]]				\checkmark	Branch Unconditionally With Optional Delay
					Modify the current auxiliary register and ARP as specified and pass control to the designated program-memory address. If you specify a delayed branch (BD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before branching.
BACC		\checkmark	\checkmark		Branch to Address Specified by Accumulator
					Branch to the location specified by the 16 LSBs of the accumulator.
BACC[D]				\checkmark	Branch to Address Specified by Accumulator With Optional Delay
					Branch to the location specified by the 16 LSBs of the accumulator.
					If you specify a delayed branch (BACCD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before branching.
BANZ pma	\checkmark				Branch on Auxiliary Register Not Zero
BANZ pma[, {ind} [, next ARP]]		\checkmark	V		If the contents of the 9 LSBs of the current auxiliary register (TMS320C1x) or the contents of the entire current auxiliary register (TMS320C2x) are \neq 0, branch to the specified program-memory address.
					TMS320C2x and TMS320C20x devices: Modify the current AR and ARP (if specified) or decrement the current AR (default). TMS320C1x devices: Decrement the current AR.
BANZ[D] pma [, {ind} [, next ARP]]				\checkmark	Branch on Auxiliary Register Not Zero With Optional Delay
					If the contents of the current auxiliary register are $\neq 0$, branch to the specified program-memory address. Modify the current AR and ARP as specified, or decrement the current AR.
					If you specify a delayed branch (BANZD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before branching.

Syntax	1x	2x	2xx	5x	Description
BBNZ pma [, {ind} [, next ARP]]		\checkmark	\checkmark	\checkmark	Branch on Bit ≠ Zero
					If the TC bit = 1, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: If the –p porting switch is used, modify the current AR and ARP as specified.
BBZ pma[, {ind} [, next ARP]]		\checkmark	\checkmark	\checkmark	Branch on Bit = Zero
BBZ pma				V	If the TC bit = 0, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BC pma[, {ind} [, next ARP]]		\checkmark		\checkmark	Branch on Carry
BC pma			\checkmark	V	If the C bit = 1, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BCND <i>pma</i> , <i>cond</i> ₁ [, <i>cond</i> ₂] [,]			\checkmark		Branch Conditionally
					Branch to the program-memory address if the specified conditions are met. Not all combinations of conditions are meaningful.
BCND[D] pma, cond ₁				\checkmark	Branch Conditionally With Optional Delay
[, cond ₂] [,]					Branch to the program-memory address if the specified conditions are met. Not all combinations of conditions are meaningful.
					If you specify a delayed branch (BCNDD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before branching.

Syntax	1x	2x	2xx	5x	Description
BGEZ pma	\checkmark		\checkmark	\checkmark	Branch if Accumulator ≥ Zero
BGEZ pma [, {ind} [, next ARP]]		V		V	If the contents of the accumulator ≥ 0 , branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BGZ pma	\checkmark		\checkmark	\checkmark	Branch if Accumulator > Zero
BGZ pma [, {ind} [, next ARP]]		\checkmark		\checkmark	If the contents of the accumulator are > 0, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BIOZ pma	\checkmark		\checkmark	\checkmark	Branch on I/O Status = Zero
BIOZ pma [, {ind} [, next ARP]]		\checkmark		\checkmark	If the BIO pin is low, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BIT dma, bit code		\checkmark	\checkmark	\checkmark	Test Bit
BIT { <i>ind</i> }, <i>bit code</i> [, <i>next ARP</i>]		\checkmark	\checkmark	\checkmark	Copy the specified bit of the data-memory value to the TC bit in ST1.
BITT dma		\checkmark	\checkmark	\checkmark	Test Bit Specified by T Register
BITT { <i>ind</i> } [, <i>next</i> ARP]		V	\checkmark	V	TMS320C2x and TMS320C20x devices: Copy the specified bit of the data-memory value to the TC bit in ST1. The 4 LSBs of the T register specify which bit is copied.
					TMS320C5x devices: Copy the specified bit of the data-memory value to the TC bit in ST1. The 4 LSBs of the TREG2 specify which bit is copied.

Syntax	1x	2x	2xx	5x	Description
BLDD #lk, dma			\checkmark	\checkmark	Block Move From Data Memory to Data Memory
BLDD #lk, {ind} [, next ARP] BLDD dma, #lk			√ √		Copy a block of data memory into data memory. The block of data memory is pointed to by <i>src</i> , and the destination block of data memory is pointed to by <i>dst</i> .
 BLDD {ind}, #Ik [, next ARP] BLDD BMAR, dma BLDD BMAR, {ind} [, next ARP] BLDD dma BMAR BLDD {ind}, BMAR [, next ARP] 			~		TMS320C20x devices: The word of the source and/or the destination space can be pointed to with a long immediate value or a data-memory address. You can use the RPT instruction with BLDD to move consecutive words, pointed to indirectly in data memory, to a contiguous program-memory space. The number of words to be moved is 1 greater than the number contained in the RPTC at the beginning of the instruction. TMS320C5x devices: The word of the source and/or the destination space can be pointed to with a long immediate value, the contents of the BMAR, or a data-memory address. You can use the RPT
					data-memory address. You can use the RPT instruction with BLDD to move consecutive words, pointed to indirectly in data memory, to a contiguous program-memory space. The number of words to be moved is 1 greater than the number contained in the RPTC at the beginning of the instruction.
BLDP dma				V	Block Move From Data Memory to Program Memory
BLDP {ind} [, next ARP]				V	Copy a block of data memory into program memory pointed to by the BMAR. You can use the RPT instruction with BLDP to move consecutive words, indirectly pointed to in data memory, to a contiguous program-memory space pointed to by the BMAR.
BLEZ pma	\checkmark		\checkmark	\checkmark	Branch if Accumulator ≤ Zero
BLEZ pma [, {ind} [, next ARP]]		V	\checkmark	V	If the contents of the accumulator are ≤ 0 , branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.

Syntax	1x	2x	2xx	5x	Description
BLKD dma1, dma2			\checkmark		Block Move From Data Memory to Data Memory
BLKD dma1, {ind} [, next ARP]		1	V	1	Move a block of words from one location in data memory to another location in data memory. Modify the current AR and ARP as specified. RPT or RPTK must be used with BLKD, in the indirect addressing mode, if more than one word is to be moved. The number of words to be moved is 1 greater than the number contained in RPTC at the beginning of the instruction.
BLKP pma, dma BLKP pma, {ind} [, next ARP]		√ √	√ √	√ √	Block Move From Program Memory to Data Memory
		v	v	v	Move a block of words from a location in program memory to a location in data memory. Modify the current AR and ARP as specified. RPT or RPTK must be used with BLKD, in the indirect addressing mode, if more than one word is to be moved. The number of words to be moved is 1 greater than the number contained in RPTC at the beginning of the instruction.
BLPD [†] #pma, dma			\checkmark	\checkmark	Block Move From Program Memory to Data
BLPD [†] #pma, {ind} [, next ARP]			\checkmark	\checkmark	Memory
BLPD [†] BMAR, <i>dma</i> BLPD [†] BMAR, { <i>ind</i> } [<i>, next ARP</i>]					Copy a block of program memory into data memory. The block of program memory is pointed to by <i>src</i> , and the destination block of data memory is pointed to by <i>dst</i> .
					TMS320C20x devices: The word of the source space can be pointed to with a long immediate value. You can use the RPT instruction with BLPD to move consecutive words that are pointed at indirectly in data memory to a contiguous program-memory space.
					TMS320C5x devices: The word of the source space can be pointed to with a long immediate value or the contents of the BMAR. You can use the RPT instruction with BLPD to move consecutive words that are pointed at indirectly in data memory to a contiguous program-memory space.
BLZ pma	\checkmark		\checkmark	\checkmark	Branch if Accumulator < Zero
BLZ pma[, {ind} [, next ARP]]		V	\checkmark		If the contents of the accumulator are < 0, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.

T BLDD and BLPD are TMS320C5x and TMS320C20x instructions for the BLKD and BLKP instructions in the TMS320C2x and TMS320C1 devices. The assembler converts TMS320C2x code to BLKB and BLKP.

Syntax	1x	2x	2xx	5x	Description
BNC pma[, {ind} [, next ARP]]		\checkmark	\checkmark	\checkmark	Branch on No Carry
					If the C bit = 0, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BNV pma[, {ind} [, next ARP]]		\checkmark	\checkmark	\checkmark	Branch if No Overflow
					If the OV flag is clear, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BNZ pma	\checkmark				Branch if Accumulator ≠ Zero
BNZ pma [, {ind} [, next ARP]]		\checkmark	V	\checkmark	If the contents of the accumulator \neq 0, branch to the specified program-memory address.
					TMS320C2x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified when the –p porting switch is used.
BSAR [shift]				\checkmark	Barrel Shift
					In a single cycle, execute a 1- to 16-bit right arithmetic barrel shift of the accumulator. The sign extension is determined by the sign-extension mode bit in ST1.
BV pma	\checkmark				Branch on Overflow
BV <i>pma</i> [, { <i>ind</i> } [, <i>next ARP</i>]]		\checkmark	\checkmark	\checkmark	If the OV flag is set, branch to the specified program-memory address and clear the OV flag.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: To modify the AR and ARP, use the –p porting switch.

Syntax	1x	2x	2xx	5x	Description
BZ pma			\checkmark		Branch if Accumulator = Zero
BZ pma [, {ind} [, next ARP]]		\checkmark			If the contents of the accumulator = 0, branch to the specified program-memory address.
					TMS320C2x, TMS320C20x and TMS320C5x devices: Modify the current AR and ARP as specified.
					TMS320C20x and TMS320C5x devices: To modify the AR and ARP, use the –p porting switch.
CALA	\checkmark	\checkmark	\checkmark		Call Subroutine Indirect
					The contents of the accumulator specify the address of a subroutine. Increment the PC, push the PC onto the stack, then load the 12 (TMS320C1x) or 16 (TMS320C2x/C20x) LSBs of the accumulator into the PC.
CALA[D]				\checkmark	Call Subroutine Indirect With Optional Delay
					The contents of the accumulator specify the address of a subroutine. Increment the PC and push it onto the stack; then load the 16 LSBs of the accumulator into the PC.
					If you specify a delayed branch (CALAD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before the call.
CALL pma					Call Subroutine
CALL pma [,{ind} [, next ARP]]		V	V		The contents of the addressed program-memory location specify the address of a subroutine. Increment the PC by 2, push the PC onto the stack, then load the specified program-memory address into the PC.
					TMS320C2x and TMS320C20x devices: Modify the current AR and ARP as specified.
CALL[D] pma [, {ind} [, next				\checkmark	Call Unconditionally With Optional Delay
<i>ARP</i>]]					The contents of the addressed program-memory location specify the address of a subroutine. Increment the PC and push the PC onto the stack; then load the specified program-memory address (symbolic or numeric) into the PC. Modify the current AR and ARP as specified.
					If you specify a delayed branch (CALLD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before the call.

Syntax	1x	2x	2xx	5x	Description
CC <i>pma, cond</i> ₁ [<i>, cond</i> ₂] [<i>,</i>]			\checkmark		Call Conditionally
					If the specified conditions are met, control is passed to the pma. Not all combinations of conditions are meaningful.
CC [<i>D</i>] <i>pma</i> , <i>cond</i> ₁ [, <i>cond</i> ₂] [,]				\checkmark	Call Conditionally With Optional Delay
					If the specified conditions are met, control is passed to the pma. Not all combinations of conditions are meaningful.
					If you specify a delayed branch (CCD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before the call.
CLRC control bit			\checkmark	\checkmark	Clear Control Bit
					Set the specified control bit to a logic 0. Maskable interrupts are enabled immediately after the CLRC instruction executes.
CMPL		\checkmark	\checkmark	\checkmark	Complement Accumulator
					Complement the contents of the accumulator (1s complement).
CMPR CM		\checkmark	\checkmark	\checkmark	Compare Auxiliary Register With AR0
					Compare the contents of the current auxiliary register to AR0, based on the following cases:
					If $CM = 00_2$, test whether $AR(ARP) = AR0$.
					If $CM = 01_2$, test whether $AR(ARP) < AR0$.
					If $CM = 10_2$, test whether $AR(ARP) > AR0$.
					If CM = 11_2 , test whether AR(ARP) \neq AR0.
					If the result is true, load a 1 into the TC status bit; otherwise, load a 0 into the TC bit. The comparison does not affect the tested registers.
					TMS320C5x devices: Compare the contents of the auxiliary register with the ARCR.
CNFD		\checkmark	\checkmark	\checkmark	Configure Block as Data Memory
					Configure on-chip RAM block B0 as data memory. Block B0 is mapped into data-memory locations 512h–767h.
					TMS320C5x devices: Block B0 is mapped into data-memory locations 512h–1023h.

Syntax	1x	2x	2xx	5x	Description
CNFP		\checkmark	\checkmark	\checkmark	Configure Block as Program Memory
					Configure on-chip RAM block B0 as program memory. Block B0 is mapped into program-memory locations 65280h–65535h.
					TMS320C5x devices: Block B0 is mapped into data-memory locations 65024h–65535h.
CONF 2-bit constant					Configure Block as Program Memory
					Configure on-chip RAM block B0/B1/B2/B3 as program memory. For information on the memory mapping of B0/B1/B2/B3, see the <i>TMS320C2x User's Guide</i> .
CPL [#lk,] dma				\checkmark	Compare DBMR or Immediate With Data Value
CPL [# <i>lk</i> ,] { <i>ind</i> } [, <i>next ARP</i>]				V	Compare two quantities: If the two quantities are equal, set the TC bit to 1; otherwise, clear the TC bit.
CRGT					Test for ACC > ACCB
					Compare the contents of the ACC with the contents of the ACCB, then load the larger signed value into both registers and modify the carry bit according to the comparison result. If the contents of ACC are greater than or equal to the contents of ACCB, set the carry bit to 1.
CRLT				\checkmark	Test for ACC < ACCB
					Compare the contents of the ACC with the contents of the ACCB, then load the smaller signed value into both registers and modify the carry bit according to the comparison result. If the contents of ACC are less than the contents of ACCB, clear the carry bit.
DINT	\checkmark		\checkmark	\checkmark	Disable Interrupts
					Disable all interrupts; set the INTM to 1. Maskable interrupts are disabled immediately after the DINT instruction executes. DINT does not disable the unmaskable interrupt RS; DINT does not affect the IMR.
DMOV dma		\checkmark		\checkmark	Data Move in Data Memory
DMOV { <i>ind</i> } [, <i>next ARP</i>]	\checkmark	\checkmark	\checkmark	V	Copy the contents of the addressed data-memory location into the next higher address. DMOV moves data only within on-chip RAM blocks.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: The on-chip RAM blocks are B0 (when configured as data memory), B1, and B2.

Syntax	1x	2x	2xx	5x	Description
EINT				\checkmark	Enable Interrupts
					Enable all interrupts; clear the INTM to 0. Maskable interrupts are enabled immediately after the EINT instruction executes.
EXAR				\checkmark	Exchange ACCB With ACC
					Exchange the contents of the ACC with the contents of the ACCB.
FORT 1-bit constant		\checkmark			Format Serial Port Registers
					Load the FO with a 0 or a 1. If FO = 0, the registers are configured to receive/transmit 16-bit words. If FO = 1, the registers are configured to receive/transmit 8-bit bytes.
IDLE		\checkmark	\checkmark	\checkmark	Idle Until Interrupt
					Forces an executing program to halt execution and wait until it receives a reset or an interrupt. The device remains in an idle state until it is interrupted.
IDLE2				\checkmark	Idle Until Interrupt—Low-Power Mode
					Removes the functional clock input from the internal device; this allows for an extremely low-power mode. The IDLE2 instruction forces an executing program to halt execution and wait until it receives a reset or unmasked interrupt.
IN dma, PA	\checkmark	\checkmark	\checkmark	\checkmark	Input Data From Port
IN {ind}, PA [, next ARP]	\checkmark	V	V	V	Read a 16-bit value from one of the external I/O ports into the addressed data-memory location.
					TMS320C1x devices: This is a 2-cycle instruction. During the first cycle, the port address is sent to address lines A2/PA2–A0/PA0; DEN goes low, strobing in the data that the addressed peripheral places on data bus D15–D0.
					TMS320C2x devices: The \overline{IS} line goes low to indicate an I/O access, and the \overline{STRB} , R/\overline{W} , and READY timings are the same as for an external data-memory read.
					TMS320C20x and TMS320C5x devices: The \overline{IS} line goes low to indicate an I/O access, and the STRB, RD, and READY timings are the same as for an external data-memory read.

Syntax	1x	2x	2xx	5x	Description
INTR K			\checkmark		Soft Interrupt
					Transfer program control to the program-memory address specified by K (an integer from 0 to 31). This instruction allows you to use your software to execute any interrupt service routine. The interrupt vector locations are spaced apart by two addresses (0h, 2h, 4h,, 3Eh), allowing a two-word branch instruction to be placed at each location.
LAC dma [, shift]		\checkmark	\checkmark	\checkmark	Load Accumulator With Shift
LAC {ind} [, shift [, next ARP]]	\checkmark	\checkmark	V	\checkmark	Load the contents of the addressed data-memory location into the accumulator. If a shift is specified, left shift the value before loading it into the accumulator. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
LACB				\checkmark	Load Accumulator With ACCB
					Load the contents of the accumulator buffer into the accumulator.
LACC dma [, shift ₁]		\checkmark	\checkmark	\checkmark	Load Accumulator With Shift
LACC {ind} [, shift ₁ [, next ARP]] LACC #lk [, shift ₂]			√ √		Load the contents of the addressed data-memory location or the 16-bit constant into the accumulator. If a shift is specified, left shift the value before loading it into the accumulator. During shifting, low-order bits are zero filled, and high-order bits are sign extended if $SXM = 1$.
LACK 8-bit constant		\checkmark	\checkmark	\checkmark	Load Accumulator Immediate Short
					Load an 8-bit constant into the accumulator. The 24 MSBs of the accumulator are zeroed.
LACL dma			\checkmark	\checkmark	Load Low Accumulator and Clear High
LACL {ind} [, next ARP]			\checkmark	\checkmark	Accumulator
LACL #k			V	V	Load the contents of the addressed data-memory location or zero-extended 8-bit constant into the 16 LSBs of the accumulator. The MSBs of the accumulator are zeroed. The data is treated as a 16-bit unsigned number.
					TMS320C20x: A constant of 0 clears the contents of the accumulator to 0 with no sign extension.

Syntax	1x	2x	2xx	5x	Description
LACT dma LACT {ind} [, next ARP]		√ √	√ √	√ √	Load Accumulator With Shift Specified by T Register
		v			Left shift the contents of the addressed data-memory location by the value specified in the 4 LSBs of the T register; load the result into the accumulator. If a shift is specified, left shift the value before loading it into the accumulator. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
LALK #lk [, shift]		\checkmark	\checkmark	\checkmark	Load Accumulator Long Immediate With Shift
					Load a 16-bit immediate value into the accumulator. If a shift is specified, left shift the constant before loading it into the accumulator. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
LAMM dma LAMM {ind} [, next ARP]					Load Accumulator With Memory-Mapped Register
				v	Load the contents of the addressed memory-mapped register into the low word of the accumulator. The 9 MSBs of the data-memory address are cleared, regardless of the current value of DP or the 9 MSBs of AR (ARP).
LAR AR, dma	\checkmark	\checkmark	\checkmark	\checkmark	Load Auxiliary Register
LAR AR, {ind} [, next ARP]	\checkmark	\checkmark	\checkmark		TMS320C1x and TMS320C2x devices: Load the
LAR AR, #k			\checkmark		contents of the addressed data-memory location into the designated auxiliary register.
LAR AR, #lk			V	√	TMS320C25, TMS320C20x, and TMS320C5x devices: Load the contents of the addressed data-memory location or an 8-bit or 16-bit immediate value into the designated auxiliary register.
LARK AR, 8-bit constant	\checkmark	\checkmark	\checkmark	\checkmark	Load Auxiliary Register Immediate Short
					Load an 8-bit positive constant into the designated auxiliary register.
LARP 1-bit constant	\checkmark				Load Auxiliary Register Pointer
LARP 3-bit constant		\checkmark	V	V	TMS320C1x devices: Load a 1-bit constant into the auxiliary register pointer (specifying AR0 or AR1).
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Load a 3-bit constant into the auxiliary register pointer (specifying AR0–AR7).

Syntax	1x	2x	2xx	5x	Description
LDP dma	\checkmark	\checkmark	\checkmark	\checkmark	Load Data-Memory Page Pointer
LDP {ind} [, next ARP] LDP #k	V	\checkmark			TMS320C1x devices: Load the LSB of the contents of the addressed data-memory location into the DP register. All high-order bits are ignored. DP = 0 defines page 0 (words $0-127$), and DP = 1 defines page 1 (words $128-143/255$).
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Load the 9 LSBs of the addressed data-memory location or a 9-bit immediate value into the DP register. The DP and 7-bit data-memory address are concatenated to form 16-bit data-memory addresses.
LDPK 1-bit constant	\checkmark				Load Data-Memory Page Pointer Immediate
LDPK 9-bit constant		V	\checkmark	V	TMS320C1x devices: Load a 1-bit immediate value into the DP register. DP = 0 defines page 0 (words 0–127), and DP = 1 defines page 1 (words 128–143/255).
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Load a 9-bit immediate into the DP register. The DP and 7-bit data-memory address are concatenated to form 16-bit data-memory addresses. DP \ge 8 specifies external data memory. DP = 4 through 7 specifies on-chip RAM blocks B0 or B1. Block B2 is located in the upper 32 words of page 0.
LMMR dma, #lk					Load Memory-Mapped Register
LMMR {ind}, #Ik [, next ARP]				\checkmark	Load the contents of the memory-mapped register pointed at by the 7 LSBs of the direct or indirect data-memory value into the long immediate addressed data-memory location. The 9 MSBs of the data-memory address are cleared, regardless of the current value of DP or the 9 MSBs of AR (ARP).
LPH dma		\checkmark	\checkmark	\checkmark	Load High P Register
LPH {ind} [, next ARP]		V	\checkmark	V	Load the contents of the addressed data-memory location into the 16 MSBs of the P register; the LSBs are not affected.
LRLK AR, lk		\checkmark	\checkmark	\checkmark	Load Auxiliary Register Long Immediate
					Load a 16-bit immediate value into the designated auxiliary register.
LST dma	\checkmark	\checkmark	\checkmark	\checkmark	Load Status Register
LST {ind} [, next ARP]	\checkmark	\checkmark	V	\checkmark	Load the contents of the addressed data-memory location into the ST (TMS320C1x) or into ST0 (TMS320C2x/2xx/5x).

Syntax	1x	2x	2xx	5x	Description
LST #n, dma			\checkmark	\checkmark	Load Status Register n
LST #n, {ind} [, next ARP]		\checkmark	V	V	Load the contents of the addressed data-memory location into ST <i>n</i> .
LST1 dma			\checkmark	\checkmark	Load ST1
LST1 {ind} [, next ARP]		V	V	V	Load the contents of the addressed data-memory location into ST1.
LT dma	\checkmark	\checkmark	\checkmark	\checkmark	Load T Register
LT {ind} [, next ARP]	\checkmark	V	\checkmark	V	Load the contents of the addressed data-memory location into the T register (TMS320C1x/2x/2xx) or TREG0 (TMS320C5x).
LTA dma	\checkmark	V	V	V	Load T Register and Accumulate Previous Product
LTA {ind} [, next ARP]	V	V	V	V	Load the contents of the addressed data-memory location into T register (TMS320C1x/2x/2xx) or TREG0 (TMS320C5x) and add the contents of the P register to the accumulator.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Before the add, shift the contents of the P register as specified by the PM status bits.
LTD dma	\checkmark	V	V	V	Load T Register, Accumulate Previous Product, and Move Data
LTD {ind} [, next ARP]	~	V	~	V	Load the contents of the addressed data-memory location into the T register (TMS320C1x/2x/2xx) or TREG0 (TMS320C5x), add the contents of the P register to the accumulator, and copy the contents of the specified location into the next higher address (both data-memory locations must reside in on-chip data RAM).
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Before the add, shift the contents of the P register as specified by the PM status bits.
LTP dma		\checkmark	\checkmark	\checkmark	Load T Register, Store P Register in Accumulator
LTP {ind} [, next ARP]		V	\checkmark	V	Load the contents of the addressed data-memory location into the T register (TMS320C1x/2x/2xx) or TREG0 (TMS320C5x). Store the contents of the product register into the accumulator.
LTS dma		\checkmark	\checkmark	\checkmark	Load T Register, Subtract Previous Product
LTS {ind} [, next ARP]		V	\checkmark	V	Load the contents of the addressed data-memory location into the T register (TMS320C1x/2x/2xx) or TREG0 (TMS320C5x). Shift the contents of the product register as specified by the PM status bits, and subtract the result from the accumulator.

Syntax	1x	2x	2xx	5x	Description
MAC pma, dma		\checkmark	\checkmark	\checkmark	Multiply and Accumulate
MAC pma, {ind} [, next ARP]		\checkmark	\checkmark	V	Multiply a data-memory value by a program-memory value and add the previous product (shifted as specified by the PM status bits) to the accumulator.
MACD dma, pma		\checkmark	\checkmark	\checkmark	Multiply and Accumulate With Data Move
MACD pma, {ind} [, next ARP]		V	V	V	Multiply a data-memory value by a program-memory value and add the previous product (shifted as specified by the PM status bits) to the accumulator. If the data-memory address is in on-chip RAM block B0, B1, or B2, copy the contents of the address to the next higher address.
MADD dma				√ √	Multiply and Accumulate With Data Move and Dynamic Addressing
MADD {ind} [, next ARP]				N	Multiply a data-memory value by a program-memory value and add the previous product (shifted as defined by the PM status bits) into the accumulator. The program-memory address is contained in the BMAR; this allows for dynamic addressing of coefficient tables.
					MADD functions the same as MADS, with the addition of data move for on-chip RAM blocks.
MADS dma				√ √	Multiply and Accumulate With Dynamic Addressing
MADS {ind} [, next ARP]				v	Multiply a data-memory value by a program-memory value and add the previous product (shifted as defined by the PM status bits) into the accumulator. The program-memory address is contained in the BMAR; this allows for dynamic addressing of coefficient tables.
MAR dma	\checkmark	\checkmark	\checkmark	\checkmark	Modify Auxiliary Register
MAR {ind} [, next ARP]	\checkmark	V	\checkmark	V	Modify the current AR or ARP as specified. MAR acts as NOP in indirect addressing mode.
MPY dma		\checkmark		\checkmark	Multiply
MPY {ind} [, next ARP]	\checkmark	\checkmark	\checkmark	\checkmark	TMS320C1x and TMS320C2x devices: Multiply the
MPY #k MPY #lk					contents of the T register by the contents of the addressed data-memory location; place the result in the P register.
					TMS320C20x and TMS320C5x devices: Multiply the contents of the T register (TMS320C20x) or TREG0 (TMS320C5x) by the contents of the addressed data-memory location or a 13-bit or 16-bit immediate value; place the result in the P register.

Syntax	1x	2x	2xx	5x	Description
MPYA dma		\checkmark	\checkmark		Multiply and Accumulate Previous Product
MPYA { <i>ind</i> } [, <i>next</i> ARP]		V	V	\checkmark	Multiply the contents of the T register (TMS320C2x/ 2xx) or TREG0 (TMS320C5x) by the contents of the addressed data-memory location; place the result in the P register. Add the previous product (shifted as specified by the PM status bits) to the accumulator.
MPYK 13-bit constant	\checkmark	\checkmark	\checkmark	\checkmark	Multiply Immediate
					Multiply the contents of the T register (TMS320C2x/ 2xx) or TREG0 (TMS320C5x) by a signed 13-bit constant; place the result in the P register.
MPYS dma		\checkmark	\checkmark	\checkmark	Multiply and Subtract Previous Product
MPYS { <i>ind</i> } [, <i>next ARP</i>]		\checkmark	~	V	Multiply the contents of the T register (TMS320C2x/ 2xx) or TREG0 (TMS320C5x) by the contents of the addressed data-memory location; place the result in the P register. Subtract the previous product (shifted as specified by the PM status bits) from the accumulator.
MPYU dma		\checkmark	\checkmark	\checkmark	Multiply Unsigned
MPYU {ind} [, next ARP]		V	\checkmark	V	Multiply the unsigned contents of the T register (TMS320C2x/2xx) or TREG0 (TMS320C5x) by the unsigned contents of the addressed data-memory location; place the result in the P register.
NEG		\checkmark	\checkmark	\checkmark	Negate Accumulator
					Negate (2s complement) the contents of the accumulator.
NMI			\checkmark	\checkmark	Nonmaskable Interrupt
					Force the program counter to the nonmaskable interrupt vector location 24h. NMI has the same effect as a hardware nonmaskable interrupt.
NOP		\checkmark	\checkmark	\checkmark	No Operation
					Perform no operation.
NORM		\checkmark		\checkmark	Normalize Contents of Accumulator
NORM {ind}		\checkmark	\checkmark	\checkmark	Normalize a signed number in the accumulator.
OPL [#lk,] dma				\checkmark	OR With DBMR or Long Immediate
OPL [#/k,] {ind} [, next ARP]				V	If a long immediate is specified, OR it with the value at the specified data-memory location; otherwise, the second operand of the OR operation is the contents of the DBMR. The result is written back into the data-memory location previously holding the first operand.

Syntax	1x	2x	2xx	5x	Description
OR dma	\checkmark	\checkmark	\checkmark	\checkmark	OR With Accumulator
<pre>OR {ind} [, next ARP] OR #lk [, shift]</pre>	\checkmark	V		√ √	TMS320C1x and TMS320C2x devices: OR the 16 LSBs of the accumulator with the contents of the addressed data-memory location. The 16 MSBs of the accumulator are ORed with 0s.
					TMS320C20x and TMS320C5x devices: OR the 16 LSBs of the accumulator or a 16-bit immediate value with the contents of the addressed data-memory location. If a shift is specified, left-shift before ORing. Low-order bits below and high-order bits above the shifted value are treated as 0s.
ORB				\checkmark	OR ACCB With Accumulator
					OR the contents of the ACCB with the contents of the accumulator. ORB places the result in the accumulator.
ORK #lk [, shift]		\checkmark	\checkmark	\checkmark	OR Immediate With Accumulator with Shift
					OR a 16-bit immediate value with the contents of the accumulator. If a shift is specified, left-shift the constant before ORing. Low-order bits below and high-order bits above the shifted value are treated as 0s.
OUT dma, PA	\checkmark	\checkmark	\checkmark	\checkmark	Output Data to Port
OUT { <i>ind</i> }, <i>PA</i> [, <i>next ARP</i>]	\checkmark	V	V	\checkmark	Write a 16-bit value from a data-memory location to the specified I/O port.
					TMS320C1x devices: The first cycle of this instruction places the port address onto address lines A2/PA2–A0/PA0. During the same cycle, \overline{WE} goes low and the data word is placed on the data bus D15–D0.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: The \overline{IS} line goes low to indicate an I/O access; the STRB, R/W, and READY timings are the same as for an external data-memory write.
PAC	\checkmark	\checkmark		\checkmark	Load Accumulator With P Register
					Load the contents of the P register into the accumulator.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Before the load, shift the P register as specified by the PM status bits.

Syntax	1x	2x	2xx	5x	Description
POP		\checkmark		\checkmark	Pop Top of Stack to Low Accumulator
					Copy the contents of the top of the stack into the 12 (TMS320C1x) or 16 (TMS320C2x/2xx/5x) LSBs of the accumulator and then pop the stack one level. The MSBs of the accumulator are zeroed.
POPD dma		\checkmark	\checkmark	\checkmark	Pop Top of Stack to Data Memory
POPD { <i>ind</i> } [, <i>next ARP</i>]		\checkmark	V	V	Transfer the value on the top of the stack into the addressed data-memory location and then pop the stack one level.
PSHD dma			\checkmark		Push Data-Memory Value Onto Stack
PSHD { <i>ind</i> } [, <i>next ARP</i>]		\checkmark	V	\checkmark	Copy the addressed data-memory location onto the top of the stack. The stack is pushed down one level before the value is copied.
PUSH	\checkmark	\checkmark	\checkmark	\checkmark	Push Low Accumulator Onto Stack
					Copy the contents of the 12 (TMS320C1x) or 16 (TMS320C2x/2xx/5x) LSBs of the accumulator onto the top of the hardware stack. The stack is pushed down one level before the value is copied.
RC		\checkmark	\checkmark	\checkmark	Reset Carry Bit
					Reset the C status bit to 0.
RET	\checkmark	\checkmark	\checkmark		Return From Subroutine
					Copy the contents of the top of the stack into the PC and pop the stack one level.
RET[D]				\checkmark	Return From Subroutine With Optional Delay
					Copy the contents of the top of the stack into the PC and pop the stack one level.
					If you specify a delayed branch (RETD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before the return.
RETC cond ₁ [, cond ₂] [,]			\checkmark		Return Conditionally
					If the specified conditions are met, RETC performs a standard return. Not all combinations of conditions are meaningful.

Syntax	1x	2x	2xx	5x	Description
RETC [D] cond ₁ [, cond ₂] [,]				\checkmark	Return Conditionally With Optional Delay
					If the specified conditions are met, RETC performs a standard return. Not all combinations of conditions are meaningful.
					If you specify a delayed branch (RETCD), the next two instruction words (two 1-word instructions or one 2-word instruction) are fetched and executed before the return.
RETE				\checkmark	Enable Interrupts and Return From Interrupt
					Copy the contents of the top of the stack into the PC and pop the stack one level. RETE automatically clears the global interrupt enable bit and pops the shadow registers (stored when the interrupt was taken) back into their corresponding strategic registers. The following registers are shadowed: ACC, ACCB, PREG, ST0, ST1, PMST, ARCR, INDX, TREG0, TREG1, TREG2.
RETI				\checkmark	Return From Interrupt
					Copy the contents of the top of the stack into the PC and pop the stack one level. RETI also pops the values in the shadow registers (stored when the interrupt was taken) back into their corresponding strategic registers. The following registers are shadowed: ACC, ACCB, PREG, ST0, ST1, PMST, ARCR, INDX, TREG0, TREG1, TREG2.
RFSM		\checkmark			Reset Serial Port Frame Synchronization Mode
					Reset the FSM status bit to 0.
RHM					Reset Hold Mode
					Reset the HM status bit to 0.
ROL		\checkmark		\checkmark	Rotate Accumulator Left
					Rotate the accumulator left one bit.
ROLB				\checkmark	Rotate ACCB and Accumulator Left
					Rotate the ACCB and the accumulator left by one bit; this results in a 65-bit rotation.
ROR		\checkmark	V	\checkmark	Rotate Accumulator Right
					Rotate the accumulator right one bit.
RORB				\checkmark	Rotate ACCB and Accumulator Right
					Rotate the ACCB and the accumulator right one bit; this results in a 65-bit rotation.

Syntax	1x	2x	2xx	5x	Description		
ROVM	\checkmark	\checkmark	\checkmark	\checkmark	Reset Overflow Mode		
					Reset the OVM status bit to 0; this disables overflow mode.		
RPT dma		\checkmark	\checkmark	\checkmark	Repeat Next Instruction		
RPT { <i>ind</i> } [, <i>next ARP</i>]		\checkmark	\checkmark	\checkmark	TMS320C2x devices: Load the 8 LSBs of the		
RPT #k RPT #lk			√ √	√ √	addressed value into the RPTC; the instruction following RPT is executed the number of times indicated by RPTC + 1.		
					TMS320C20x and TMS320C5x devices: Load the 8 LSBs of the addressed value or an 8-bit or 16-bit immediate value into the RPTC; the instruction following RPT is repeated <i>n</i> times, where <i>n</i> is RPTC+1.		
RPTB pma				\checkmark	Repeat Block		
					RPTB repeats a block of instructions the number of times specified by the memory-mapped BRCR without any penalty for looping. The BRCR must be loaded before RPTB is executed.		
RPTK #k		V	V	\checkmark	Repeat Instruction as Specified by Immediate Value		
					Load the 8-bit immediate value into the RPTC; the instruction following RPTK is executed the number of times indicated by RPTC + 1.		
RPTZ #lk				\checkmark	Repeat Preceded by Clearing the Accumulator and P Register		
					Clear the accumulator and product register and repeat the instruction following RPTZ n times, where $n = lk+1$.		
RSXM		\checkmark	\checkmark	\checkmark	Reset Sign-Extension Mode		
					Reset the SXM status bit to 0; this suppresses sign extension on shifted data values for the following arithmetic instructions: ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SUB, and SUBT.		
RTC		\checkmark	\checkmark	\checkmark	Reset Test/Control Flag		
					Reset the TC status bit to 0.		
RTXM		\checkmark			Reset Serial Port Transmit Mode		
					Reset the TXM status bit to 0; this configures the serial port transmit section in a mode where it is controlled by an FSX.		
RXF		\checkmark	\checkmark	\checkmark	Reset External Flag		
					Reset XF pin and the XF status bit to 0.		
Syntax	1x	2x	2xx	5x	Description		
--	--------------	--------------	--------------	--------------	---	--	--
SACB					Store Accumulator in ACCB		
					Copy the contents of the accumulator into the ACCB.		
SACH dma [, shiff]		\checkmark		\checkmark	Store High Accumulator With Shift		
SACH { <i>ind</i> } [, <i>shift</i> [, <i>next ARP</i>]]	V	V	\checkmark	V	Copy the contents of the accumulator into a shifter. Shift the entire contents 0, 1, or 4 bits (TMS320C1x) or from 0 to 7 bits (TMS320C2x/2xx/5x), and then copy the 16 MSBs of the shifted value into the addressed data-memory location. The accumulator is not affected.		
SACL dma	\checkmark				Store Low Accumulator With Shift		
<pre>SACL dma[, shift] SACL {ind}[, shift[, next ARP]]</pre>	V				TMS320C1x devices: Store the 16 LSBs of the accumulator into the addressed data-memory location. A shift value of 0 must be specified if the ARP is to be changed.		
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Store the 16 LSBs of the accumulator into the addressed data-memory location. If a shift is specified, shift the contents of the accumulator before storing. Shift values are 0, 1, or 4 bits (TMS320C20) or from 0 to 7 bits (TMS320C2x/2xx/5x).		
SAMM dma					Store Accumulator in Memory-Mapped Register		
SAMM { <i>ind</i> } [, <i>next ARP</i>]				V	Store the low word of the accumulator in the addressed memory-mapped register. The upper 9 bits of the data address are cleared, regardless of the current value of DP or the 9 MSBs of AR (ARP).		
SAR AR, dma		\checkmark	\checkmark	\checkmark	Store Auxiliary Register		
SAR AR, {ind} [, next ARP]	\checkmark	\checkmark	\checkmark	\checkmark	Store the contents of the specified auxiliary register in the addressed data-memory location.		
SATH				\checkmark	Barrel-Shift Accumulator as Specified by T Register 1		
					If bit 4 of TREG1 is a 1, barrel-shift the accumulator right by 16 bits; otherwise, the accumulator is unaffected.		
SATL				V	Barrel-Shift Low Accumulator as Specified by T Register 1		
					Barrel-shift the accumulator right by the value specified in the 4 LSBs of TREG1.		
SBB				\checkmark	Subtract ACCB From Accumulator		
					Subtract the contents of the ACCB from the accumulator. The result is stored in the accumulator; the accumulator buffer is not affected.		

Syntax	1x	2x	2xx	5x	Description		
SBBB				\checkmark	Subtract ACCB From Accumulator With Borrow		
					Subtract the contents of the ACCB and the logical inversion of the carry bit from the accumulator. The result is stored in the accumulator; the accumulator buffer is not affected. Clear the carry bit if the result generates a borrow.		
SBLK #lk [, shift]		\checkmark	\checkmark	\checkmark	Subtract From Accumulator Long Immediate With Shift		
					Subtract the immediate value from the accumulator. If a shift is specified, left shift the value before subtracting. During shifting, low-order bits are zero filled, and high-order bits are sign extended if $SXM =$ 1.		
SBRK #k		V	\checkmark	V	Subtract From Auxiliary Register Short Immediate		
					Subtract the 8-bit immediate value from the designated auxiliary register.		
SC		\checkmark	\checkmark	\checkmark	Set Carry Bit		
					Set the C status bit to 1.		
SETC control bit			\checkmark		Set Control Bit		
					Set the specified control bit to a logic 1. Maskable interrupts are disabled immediately after the SETC instruction executes.		
SFL			\checkmark		Shift Accumulator Left		
					Shift the contents of the accumulator left one bit.		
SFLB				\checkmark	Shift ACCB and Accumulator Left		
					Shift the concatenation of the accumulator and the ACCB left one bit. The LSB of the ACCB is cleared to 0, and the MSB of the ACCB is shifted into the carry bit.		
SFR		\checkmark	\checkmark	\checkmark	Shift Accumulator Right		
					Shift the contents of the accumulator right one bit. If $SXM = 1$, SFR produces an arithmetic right shift. If $SXM = 0$, SFR produces a logic right shift.		
SFRB				\checkmark	Shift ACCB and Accumulator Right		
					Shift the concatenation of the accumulator and the ACCB right 1 bit. The LSB of the ACCB is shifted into the carry bit. If $SXM = 1$, SFRB produces an arithmetic right shift. If $SXM = 0$, SFRB produces a logic right shift.		
SFSM		\checkmark			Set Serial Port Frame Synchronization Mode		
					Set the FSM status bit to 1.		

Syntax	1x	2x	2xx	5x	Description
SHM					Set Hold Mode
					Set the HM status bit to 1.
SMMR dma, #lk					Store Memory-Mapped Register
SMMR {ind}, #Ik [, next ARP]				V	Store the memory-mapped register value, pointed at by the 7 LSBs of the data-memory address, into the long immediate addressed data-memory location. The 9 MSBs of the data-memory address of the memory-mapped register are cleared, regardless of the current value of DP or the upper 9 bits of AR(ARP).
SOVM	\checkmark	\checkmark	\checkmark	\checkmark	Set Overflow Mode
					Set the OVM status bit to 1; this enables overflow mode. (The ROVM instruction clears OVM.)
SPAC	\checkmark	\checkmark	\checkmark	\checkmark	Subtract P Register From Accumulator
					Subtract the contents of the P register from the contents of the accumulator.
					TMS320C2x, TMS320C20x, and TMS320C5x devices: Before the subtraction, shift the contents of the P register as specified by the PM status bits.
SPH dma		\checkmark	\checkmark	\checkmark	Store High P Register
SPH { <i>ind</i> } [, <i>next</i> ARP]		V	\checkmark	V	Store the high-order bits of the P register (shifted as specified by the PM status bits) at the addressed data-memory location.
SPL dma		\checkmark	\checkmark	\checkmark	Store Low P Register
SPL { <i>ind</i> } [, <i>next ARP</i>]		V	\checkmark	V	Store the low-order bits of the P register (shifted as specified by the PM status bits) at the addressed data-memory location.
SPLK #lk, dma			\checkmark	\checkmark	Store Parallel Long Immediate
SPLK #lk, {ind} [, next ARP]				V	Write a full 16-bit pattern into a memory location. The parallel logic unit (PLU) supports this bit manipulation independently of the ALU, so the accumulator is unaffected.
SPM 2-bit constant		\checkmark	\checkmark	\checkmark	Set P Register Output Shift Mode
					Copy a 2-bit immediate value into the PM field of ST1. This controls shifting of the P register as shown below:
					 PM = 002 Multiplier output is not shifted. PM = 012 Multiplier output is left shifted one place and zero filled. PM = 102 Multiplier output is left shifted four places and zero filled.
					PM = 11 ₂ Multiplier output is right shifted six places and sign extended; the LSBs are lost.

Syntax	1x	2x	2xx	5x	Description	
SQRA dma			\checkmark		Square and Accumulate Previous Product	
SQRA {ind} [, next ARP]		V	V	V	Add the contents of the P register (shifted as specified by the PM status bits) to the accumulator. Then load the contents of the addressed data-memory location into the T register (TMS320C2x/2xx) or TREG0 (TMS320C5x), square the value, and store the result in the P register.	
SQRS dma		\checkmark	\checkmark	\checkmark	Square and Subtract Previous Product	
SQRS {ind} [, next ARP]		V	V	V	Subtract the contents of the P register (shifted as specified by the PM status bits) to the accumulator. Then load the contents of the addressed data-memory location into the T register (TMS320C2x/2xx) or TREG0 (TMS320C5x), square the value, and store the result in the P register.	
SST dma	\checkmark	\checkmark	\checkmark		Store Status Register	
SST { <i>ind</i> } [, <i>next ARP</i>]	\checkmark	V	V	V	Store the contents of the ST (TMS320C1x) or ST0 (TMS320C2x/2xx/5x) in the addressed data-memory location.	
SST #n, dma			\checkmark	\checkmark	Store Status Register n	
SST #n, {ind} [, next ARP]			\checkmark		Store ST <i>n</i> in data memory.	
SST1 dma		\checkmark	\checkmark	\checkmark	Store Status Register ST1	
SST1 { <i>ind</i> } [, <i>next ARP</i>]		V	V	\checkmark	Store the contents of ST1 in the addressed data-memory location.	
SSXM		\checkmark	\checkmark		Set Sign-Extension Mode	
					Set the SXM status bit to 1; this enables sign extension.	
STC					Set Test/Control Flag	
					Set the TC flag to 1.	
STXM		\checkmark			Set Serial Port Transmit Mode	
					Set the TXM status bit to 1.	

Syntax	1x	2x	2xx	5x	Description	
SUB dma [, shiff]	\checkmark		\checkmark		Subtract From Accumulator With Shift	
<pre>SUB {ind} [, shift [, next ARP]] SUB #k SUB #lk [, shift₂]</pre>	V	V	 	 	TMS320C1x and TMS320C2x devices: Subtract the contents of the addressed data-memory location from the accumulator. If a shift is specified, left shift the value before subtracting. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.	
					TMS320C20x and TMS320C5x devices: Subtract the contents of the addressed data-memory location or an 8- or 16-bit constant from the accumulator. If a shift is specified, left shift the data before subtracting. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.	
SUBB dma		\checkmark	\checkmark		Subtract From Accumulator With Borrow	
SUBB { <i>ind</i> } [, <i>next ARP</i>]		V	V	V	Subtract the contents of the addressed data-memory location and the value of the carry bit from the accumulator. The carry bit is affected in the normal manner.	
SUBC dma	\checkmark		\checkmark		Conditional Subtract	
SUBC {ind} [, next ARP]	\checkmark	\checkmark	\checkmark	V	Perform conditional subtraction. SUBC can be used for division.	
SUBH dma	\checkmark	\checkmark	\checkmark	\checkmark	Subtract From High Accumulator	
SUBH { <i>ind</i> } [, <i>next ARP</i>]	\checkmark	V	V	V	Subtract the contents of the addressed data-memory location from the 16 MSBs of the accumulator. The 16 LSBs of the accumulator are not affected.	
SUBK #k		\checkmark	\checkmark	\checkmark	Subtract From Accumulator Short Immediate	
					Subtract an 8-bit immediate value from the accumulator. The data is treated as an 8-bit positive number; sign extension is suppressed.	
SUBS dma	√ √	V V	√ √		Subtract From Low Accumulator With Sign Extension Suppressed	
SUBS {ind} [, next ARP]	V	V	v	V	Subtract the contents of the addressed data-memory location from the accumulator. The data is treated as a 16-bit unsigned number; sign extension is suppressed.	

Syntax	1x	2x	2xx	5x	Description
SUBT dma SUBT {ind} [, next ARP]		√ √	√ √	√ √	Subtract From Accumulator With Shift Specified by T Register
		v	v	v	Left shift the data-memory value as specified by the 4 LSBs of the T register (TMS320C2x/2xx) or TREG1 (TMS320C5x), and subtract the result from the accumulator. If a shift is specified, left shift the data-memory value before subtracting. During shifting, low-order bits are zero filled, and high-order bits are sign extended if SXM = 1.
SXF		\checkmark	\checkmark	\checkmark	Set External Flag
					Set the XF pin and the XF status bit to 1.
TBLR dma	\checkmark	\checkmark	\checkmark	\checkmark	Table Read
TBLR {ind} [, next ARP]	\checkmark	V	V	V	Transfer a word from program memory to a data-memory location. The program-memory address is in the 12 (TMS320C1x) or 16 (TMS320C2x/2xx/5x) LSBs of the accumulator.
TBLW dma	\checkmark	\checkmark	\checkmark	\checkmark	Table Write
TBLW {ind} [, next ARP]	\checkmark	V	V	V	Transfer a word from data-memory to a program-memory location. The program-memory address is in the 12 (TMS320C1x) or 16 (TMS320C2x/2xx/5x) LSBs of the accumulator.
TRAP		\checkmark	\checkmark	\checkmark	Software Interrupt
					The TRAP instruction is a software interrupt that transfers program control to program-memory address 30h (TMS320C2x) or 22h (TMS320C20x/5x) and pushes the PC + 1 onto the hardware stack. The instruction at address 30h or 22h may contain a branch instruction to transfer control to the TRAP routine. Putting the PC + 1 on the stack enables an RET instruction to pop the return PC.
XC <i>n, cond</i> ₁ [<i>, cond</i> ₂] [<i>,</i>]				\checkmark	Execute Conditionally
					Execute conditionally the next <i>n</i> instruction words where $1 \le n \le 2$. Not all combinations of conditions are meaningful.

Syntax	1x	2x	2xx	5x	Description	
XOR dma	\checkmark		\checkmark		Exclusive-OR With Accumulator	
XOR {ind} [, next ARP] XOR #lk [, shift]	V	V			TMS320C1x and TMS320C2x devices: Exclusive-O the contents of the addressed data-memory locatio with 16 LSBs of the accumulator. The MSBs are n affected.	
					TMS320C20x and TMS320C5x devices Exclusive-OR the contents of the addressed data-memory location or a 16-bit immediate value with the accumulator. If a shift is specified, left shift the value before performing the exclusive-OR operation Low-order bits below and high-order bits above the shifted value are treated as 0s.	
XORB				\checkmark	Exclusive-OR of ACCB With Accumulator	
					Exclusive-OR the contents of the accumulator with the contents of the ACCB. The results are placed in the accumulator.	
XORK #lk [, shift]		\checkmark	\checkmark	\checkmark	Exclusive-OR Immediate With Accumulator With Shift	
					Exclusive-OR a 16-bit immediate value with the accumulator. If a shift is specified, left shift the value before peforming the exclusive-OR operation. Low-order bits below and high-order bits above the shifted value are treated as 0s.	
XPL [#/k,] dma XPL [#/k,] {ind} [, next ARP]				√ √	Exclusive-OR of Long Immediate or DBMR With Addressed Data-Memory Value	
				v	If a long immediate value is specified, exclusive OR it with the addressed data-memory value; otherwise, exclusive OR the DBMR with the addressed data-memory value. Write the result back to the data-memory location. The accumulator is not affected.	
ZAC		\checkmark			Zero Accumulator	
					Clear the contents of the accumulator to 0.	
ZALH dma ZALH {ind} [, next ARP]	√ √	√ √	√ √	√ √	Zero Low Accumulator and Load High Accumulator	
	Ň	v	v	v	Clear the 16 LSBs of the accumulator to 0 and load the contents of the addressed data-memory location into the 16 MSBs of the accumulator.	

Syntax	1x	2x	2xx	5x	Description	
ZALR dma ZALR {ind} [, next ARP]		√ √	√ √	√ √	Zero Low Accumulator, Load High Accumulator With Rounding	
					Load the contents of the addressed data-memory location into the 16 MSBs of the accumulator. The value is rounded by $1/2$ LSB; that is, the 15 LSBs of the accumulator (0–14) are cleared and bit 15 is set to 1.	
ZALS dma	\checkmark		\checkmark		Zero Accumulator, Load Low Accumulator With	
ZALS {ind} [, next ARP]	\checkmark				Sign Extension Suppressed	
					Load the contents of the addressed data-memory location into the 16 LSBs of the accumulator. The 16 MSBs are zeroed. The data is treated as a 16-bit unsigned number.	
ZAP					Zero the Accumulator and Product Register	
					The accumulator and product register are zeroed. The ZAP instruction speeds up the preparation for a repeat multiply/accumulate.	
ZPR					Zero the Product Register	
					The product register is cleared.	

Submitting ROM Codes to TI

The size of a printed circuit board is a consideration in many DSP applications. To make full use of the board space, Texas Instruments offers a ROM code option that reduces the chip count and provides a single-chip solution. This option allows you to use a code-customized processor for a specific application while taking advantage of:

- Greater memory expansion
- Lower system cost
- Less hardware and wiring
- Smaller PCB

If a routine or algorithm is used often, it can be programmed into the on-chip ROM of a TMS320 DSP. TMS320 programs can also be expanded by using external memory; this reduces chip count and allows for a more flexible program memory. Multiple functions are easily implemented by a single device, thus enhancing system capabilities.

TMS320 development tools are used to develop, test, refine, and finalize the algorithms. The microprocessor/microcomputer (MP/MC) mode is available on some ROM-coded TMS320 DSP devices when accesses to either on-chip or off-chip memory are required. The microprocessor mode is used to develop, test, and refine a system application. In this mode of operation, the TMS320 acts as a standard microprocessor by using external program memory. When the algorithm has been finalized, the code can be submitted to Texas Instruments for masking into the on-chip program ROM. At that time, the TMS320 becomes a microcomputer that executes customized programs from the on-chip ROM. Should the code need changing or upgrading, the TMS320 can once again be used in the microprocessor mode. This shortens the field-upgrade time and prevents the possibility of inventory obsolescence.

Figure B–1 illustrates the procedural flow for developing and ordering TMS320 masked parts. When ordering, there is a one-time, nonrefundable charge for mask tooling. A minimum production order per year is required for any masked-ROM device. ROM codes will be deleted from the TI system one year after the final delivery.





The TMS320 ROM code may be submitted in one of the following forms:

- Attachment to e-mail
- 3-1/2-in floppy: COFF format from macro-assembler/linker

When code is submitted to TI for masking, the code is reformatted to accommodate the TI mask-generation system. System-level verification by the customer is, therefore, necessary to ensure the reformatting remains transparent and does not affect the execution of the algorithm. The formatting changes involve the removal of address-relocation information (the code address begins at the base address of the ROM in the TMS320 device and progresses without gaps to the last address of the ROM) and the addition of data in the reserved locations of the ROM for device ROM test. Because these changes have been made, a checksum comparison is not a valid means of verification.

With each masked-device order, the customer must sign a disclaimer that states:

The units to be shipped against this order were assembled, for expediency purposes, on a prototype (that is, nonproduction qualified) manufacturing line, the reliability of which is not fully characterized. Therefore, the anticipated inherent reliability of these prototype units cannot be expressly defined.

and a release that states:

Any masked ROM device may be resymbolized as TI standard product and resold as though it were an unprogrammed version of the device, at the convenience of Texas Instruments.

The use of the ROM-protect feature does not hold for this release statement. Additional risk and charges are involved when the ROM-protect feature is selected. Contact the nearest TI Field Sales Office for more information on procedures, leadtimes, and cost associated with the ROM-protect feature.

Design Considerations for Using the XDS510 Emulator

This appendix assists you in meeting the design requirements of the Texas Instruments XDS510^m emulator for IEEE-1149.1 designs and discusses the XDS510 cable (manufacturing part number 2617698-0001). This cable is identified by a label on the cable pod marked *JTAG 3/5V* and supports both standard 3-V and 5-V target system power inputs.

The term *JTAG*, as used in this book, refers to TI scan-based emulation, which is based on the IEEE 1149.1 standard.

For more information concerning the IEEE 1149.1 standard, contact IEEE Customer Service:

Address:	IEEE Customer Service							
	445 Hoes Lane, PC) Box 1331						
	Piscataway, NJ 088	355-1331						
Phone:	(800) 678–IEEE in							
	(908) 981–1393 ou	tside the U	S and Canada					
FAX:	(908) 981–9667	Telex:	833233					

Topic

Page

C.1	Designing Your Target System's Emulator Connector (14-Pin Header)C-2
C.2	Bus Protocol
C.3	Emulator Cable Pod C-5
C.4	Emulator Cable Pod Signal TimingC-6
C.5	Emulation Timing CalculationsC-7
C.6	Connections Between the Emulator and the Target System C-10
C.7	Physical Dimensions for the 14-Pin Emulator ConnectorC-14
C.8	Emulation Design ConsiderationsC-16

C.1 Designing Your Target System's Emulator Connector (14-Pin Header)

JTAG target devices support emulation through a dedicated emulation port. This port is accessed directly by the emulator and provides emulation functions that are a superset of those specified by IEEE 1149.1. To communicate with the emulator, *your target system must have a 14-pin header* (two rows of seven pins) with the connections that are shown in Figure C–1. Table C–1 describes the emulation signals.

Although you can use other headers, the recommended unshrouded, straight header has these DuPont connector systems part numbers:

- 65610–114
- ☐ 65611−114
- 67996–114
- **67997–114**

Figure C-1. 14-Pin Header Signals and Header Dimensions

TMS	1	2	TRST
TDI	3	4	GND
$PD(V_{CC})$	5	6	no pin (key)†
TDO	7	8	GND
TCK_RET	9	10	GND
ТСК	11	12	GND
EMU0	13	14	EMU1

Header Dimensions: Pin-to-pin spacing, 0.100 in. (X,Y) Pin width, 0.025-in. square post Pin length, 0.235-in. nominal

[†] While the corresponding female position on the cable connector is plugged to prevent improper connection, the cable lead for pin 6 is present in the cable and is grounded, as shown in the schematics and wiring diagrams in this appendix.

Signal	Description	Emulator [†] State	Target [†] State
EMU0	Emulation pin 0	I	I/O
EMU1	Emulation pin 1	I	I/O
GND	Ground		
PD(V _{CC})	Presence detect. Indicates that the emulation cable is connected and that the target is powered up. PD must be tied to V_{CC} in the target system.	I	Ο
ТСК	Test clock. TCK is a 10.368-MHz clock source from the emulation cable pod. This signal can be used to drive the system test clock.	0	I
TCK_RET	Test clock return. Test clock input to the emu- lator. May be a buffered or unbuffered version of TCK.	I	0
TDI	Test data input	0	I
TDO	Test data output	I	0
TMS	Test mode select	0	I
TRST‡	Test reset	0	I

Table C–1. 14-Pin Header Signal Descriptions

 † I = input; O = output

[‡]Do not use pullup resistors on TRST: it has an internal pulldown device. In a low-noise environment, TRST can be left floating. In a high-noise environment, an additional pulldown resistor may be needed. (The size of this resistor should be based on electrical current considerations.)

C.2 Bus Protocol

The IEEE 1149.1 specification covers the requirements for the test access port (TAP) bus slave devices and provides certain rules, summarized as follows:

- □ The TMS and TDI inputs are sampled on the rising edge of the TCK signal of the device.
- ☐ The TDO output is clocked from the falling edge of the TCK signal of the device.

When these devices are daisy-chained together, the TDO of one device has approximately a half TCK cycle setup time before the next device's TDI signal. This timing scheme minimizes race conditions that would occur if both TDO and TDI were timed from the same TCK edge. The penalty for this timing scheme is a reduced TCK frequency.

The IEEE 1149.1 specification does not provide rules for bus master (emulator) devices. Instead, it states that the device expects a bus master to provide bus slave compatible timings. The XDS510 provides timings that meet the bus slave rules.

C.3 Emulator Cable Pod

Figure C–2 shows a portion of the emulator cable pod. The functional features of the pod are:

- □ TDO and TCK_RET can be parallel-terminated inside the pod if required by the application. By default, these signals are not terminated.
- TCK is driven with a 74LVT240 device. Because of the high-current drive (32-mA I_{OL}/I_{OH}), this signal can be parallel-terminated. If TCK is tied to TCK_RET, you can use the parallel terminator in the pod.
- TMS and TDI can be generated from the falling edge of TCK_RET, according to the IEEE 1149.1 bus slave device timing rules.
- TMS and TDI are series terminated to reduce signal reflections.
- A 10.368-MHz test clock source is provided. You can also provide your own test clock for greater flexibility.

Figure C-2. Emulator Cable Pod Interface



[†] The emulator pod uses TCK_RET as its clock source for internal synchronization. TCK is provided as an optional target system test clock source.

C.4 Emulator Cable Pod Signal Timing

Figure C–3 shows the signal timings for the emulator cable pod. Table C–2 defines the timing parameters illustrated in the figure. These timing parameters are calculated from values specified in the standard data sheets for the emulator and cable pod and are for reference only. Texas Instruments does not test or guarantee these timings.

The emulator pod uses TCK_RET as its clock source for internal synchronization. TCK is provided as an optional target system test clock source.

Figure C–3. Emulator Cable Pod Timings



Table C-2. Emulator Cable Pod Timing Parameters

No.	Parameter	Description	Min	Max	Unit
1	^t c(TCK)	Cycle time, TCK_RET	35	200	ns
2	^t w(TCKH)	Pulse duration, TCK_RET high	15		ns
3	^t w(TCKL)	Pulse duration, TCK_RET low	15		ns
4	^t d(TMS)	Delay time, TMS or TDI valid for TCK_RET low	6	20	ns
5	t _{su(TDO)}	Setup time, TDO to TCK_RET high	3		ns
6	^t h(TDO)	Hold time, TDO from TCK_RET high	12		ns

C.5 Emulation Timing Calculations

The examples in this section help you calculate emulation timings in your system. For actual target timing parameters, see the appropriate data sheet for the device you are emulating.

The examples use the following assumptions:

t _{su(TTMS)}	Setup time, target TMS or TDI to TCK high	10 ns
t _{d(TTDO)}	Delay time, target TDO from TCK low	15 ns
t _{d(bufmax)}	Delay time, target buffer maximum	10 ns
t _{d(bufmin)}	Delay time, target buffer minimum	1 ns
tbufskew	Skew time, target buffer between two devices in the same package: $[t_d(bufmax) - t_d(bufmin)] \times 0.15$	1.35 ns
^t TCKfactor	Duty cycle, assume a 40/60% duty cycle clock	0.4 (40%)

Also, the examples use the following values from Table C–2 on page C-6:

^t d(TMSmax)	Delay time, emulator TMS or TDI from TCK_RET low, maximum	20 ns
t _{su(TDOmin)}	Setup time, TDO to emulator TCK_RET high, minimum	3 ns

There are two key timing paths to consider in the emulation design:

- TheTCK_RET-to-TMSorTDIpath,calledt_{pd(TCK_RET-TMS/TDI)}(propagation delay time)
- The TCK_RET-to-TDO path, called tpd(TCK_RET-TDO)

In the examples, the worst-case path delay is calculated to determine the maximum system test clock frequency.

Example C–1. Key Timing for a Single-Processor System Without Buffers

The following example calculates key timing for a single-processor system without buffers.

$$t_{pd(TCK_RET-TMS/TDI)} = \frac{\left[t_{d(TMSmax)} + t_{su(TTMS)}\right]}{t_{TCKfactor}}$$
$$= \frac{(20 \text{ ns} + 10 \text{ ns})}{0.4}$$
$$= 75 \text{ ns, or } 13.3 \text{ MHz}$$
$$t_{pd(TCK_RET-TDO)} = \frac{\left[t_{d(TTDO)} + t_{su(TDOmin)}\right]}{t_{TCKfactor}}$$
$$= \frac{(15 \text{ ns} + 3 \text{ ns})}{0.4}$$
$$= 45 \text{ ns, or } 22.2 \text{ MHz}$$

In the preceding example, the TCK_RET-to-TMS/TDI path is the limiting factor because it requires more time to complete.

□ The following example calculates key timing for a single- or multiple-processor system with buffered input and output:

$$t_{pd (TCK_RET-TMS/TDI)} = \frac{\left[t_{d (TMSmax)} + t_{su (TTMS)} + t_{bufskew}\right]}{t_{TCKfactor}}$$
$$= \frac{(20 \text{ ns} + 10 \text{ ns} + 1.35 \text{ ns})}{0.4}$$
$$= 78.4 \text{ ns, or } 12.7 \text{ MHz}$$
$$t_{pd (TCK_RET-TDO)} = \frac{\left[t_{d (TTDO)} + t_{su (TDOmin)} + t_{d (bufmax)}\right]}{t_{TCKfactor}}$$
$$= \frac{(15 \text{ ns} + 3 \text{ ns} + 10 \text{ ns})}{0.4}$$
$$= 70 \text{ ns, or } 14.3 \text{ MHz}$$

In the preceding example, the TCK_RET-to-TMS/TDI path is the limiting factor becaise it requires more time to complete.

In a multiprocessor application, it is necessary to ensure that the EMU0 and EMU1 lines can go from a logic-low level to a logic-high level in less than 10 μ s, this parameter is called rise time, t_r. This can be calculated as follows:

 $t_r = 5(R_{pullup} \times N_{devices} \times C_{load_per_device})$ $= 5(4.7 \text{ k}\Omega \times 16 \times 15 \text{ pF})$ $= 5(4.7 \times 10^3 \Omega \times 16 \times 15 \text{ = no} -12 \text{ F})$ $= 5(1128 \times 10^{-9})$ $= 5.64 \text{ }\mu\text{s}$

C.6 Connections Between the Emulator and the Target System

It is extremely important to provide high-quality signals between the emulator and the JTAG target system. You must supply the correct signal buffering, test clock inputs, and multiple processor interconnections to ensure proper emulator and target system operation.

Signals applied to the EMU0 and EMU1 pins on the JTAG target device can be either input or output. In general, these two pins are used as both input and output in multiprocessor systems to handle global run/stop operations. EMU0 and EMU1 signals are applied only as inputs to the XDS510 emulator header.

C.6.1 Buffering Signals

If the distance between the emulation header and the JTAG target device is greater than 6 inches, the emulation signals must be buffered. If the distance is less than 6 inches, no buffering is necessary. Figure C–4 shows the simpler, no-buffering situation.

The distance between the header and the JTAG target device must be no more than 6 inches. The EMU0 and EMU1 signals must have pullup resistors connected to V_{CC} to provide a signal rise time of less than 10 µs. A 4.7-k Ω resistor is suggested for most applications.

Figure C-4. Emulator Connections Without Signal Buffering



Figure C–5 shows the connections necessary for buffered transmission signals. The distance between the emulation header and the processor is greater than 6 inches. Emulation signals TMS, TDI, TDO, and TCK_RET are buffered through the same device package.



Figure C–5. Emulator Connections With Signal Buffering

The EMU0 and EMU1 signals must have pullup resistors connected to V_{CC} to provide a signal rise time of less than 10 μ s. A 4.7-k Ω resistor is suggested for most applications.

The input buffers for TMS and TDI should have pullup resistors connected to V_{CC} to hold these signals at a known value when the emulator is not connected. A resistor value of 4.7 k Ω or greater is suggested.

To have high-quality signals (especially the processor TCK and the emulator TCK_RET signals), you may have to employ special care when routing the printed wiring board trace. You also may have to use termination resistors to match the trace impedance. The emulator pod provides optional internal parallel terminators on the TCK_RET and TDO. TMS and TDI provide fixed series termination.

Because TRST is an asynchronous signal, it should be buffered as needed to ensure sufficient current to all target devices.

C.6.2 Using a Target-System Clock

Figure C–6 shows an application with the system test clock generated in the target system. In this application, the emulator's TCK signal is left unconnected.





Note: When the TMS and TDI lines are buffered, pullup resistors must be used to hold the buffer inputs at a known level when the emulator cable is not connected.

There are two benefits in generating the test clock in the target system:

- ☐ The emulator provides only a single 10.368-MHz test clock. If you allow the target system to generate your test clock, you can set the frequency to match your system requirements.
- In some cases, you may have other devices in your system that require a test clock when the emulator is not connected. The system test clock also serves this purpose.

C.6.3 Configuring Multiple Processors

Figure C–7 shows a typical daisy-chained multiprocessor configuration that meets the minimum requirements of the IEEE 1149.1 specification. The emulation signals are buffered to isolate the processors from the emulator and provide adequate signal drive for the target system. One of the benefits of this interface is that you can slow down the test clock to eliminate timing problems. Follow these guidelines for multiprocessor support:

- □ The processor TMS, TDI, TDO, and TCK signals must be buffered through the same physical device package for better control of timing skew.
- The input buffers for TMS, TDI, and TCK must have pullup resistors connected to V_{CC} to hold these signals at a known value when the emulator is not connected. A resistor value of 4.7 k Ω or greater is suggested.
- Buffering EMU0 and EMU1 is optional but highly recommended to provide isolation. These are not critical signals and do not have to be buffered through the same physical package as TMS, TCK, TDI, and TDO.

Figure C–7. Multiprocessor Connections



C.7 Physical Dimensions for the 14-Pin Emulator Connector

The JTAG emulator target cable consists of a 3-foot section of jacketed cable that connects to the emulator, an active cable pod, and a short section of jacketed cable that connects to the target system. The overall cable length is approximately 3 feet 10 inches. Figure C–8 and Figure C–9 show the physical dimensions for the target cable pod and short cable. The cable pod box is non-conductive plastic with four recessed metal screws.

Figure C-8. Pod/Connector Dimensions



Note: All dimensions are in inches and are nominal dimensions, unless otherwise specified. Pin-to-pin spacing on the connector is 0.100 inches in both the X and Y planes.





Note: All dimensions are in inches and are nominal dimensions, unless otherwise specified. Pin-to-pin spacing on the connector is 0.100 inches in both the X and Y planes.

C.8 Emulation Design Considerations

This section describes the use and application of the scan path linker (SPL), which can simultaneously add all four secondary JTAG scan paths to the main scan path. It also describes the use of the emulation pins and the configuration of multiple processors.

C.8.1 Using Scan Path Linkers

You can use the TI ACT8997 scan path linker (SPL) to divide the JTAG emulation scan path into smaller, logically connected groups of 4 to 16 devices. As described in the *Advanced Logic and Bus Interface Logic Data Book*, the SPL is compatible with the JTAG emulation scanning. The SPL is capable of adding any combination of its four secondary scan paths into the main scan path.

A system of multiple, secondary JTAG scan paths has better fault tolerance and isolation than a single scan path. Since an SPL has the capability of adding all secondary scan paths to the main scan path simultaneously, it can support global emulation operations, such as starting or stopping a selected group of processors.

TI emulators do not support the nesting of SPLs (for example, an SPL connected to the secondary scan path of another SPL). However, you can have multiple SPLs on the main scan path.

Scan path selectors are not supported by this emulation system. The TI ACT8999 scan path selector is similar to the SPL, but it can add only one of its secondary scan paths at a time to the main JTAG scan path. Thus, global emulation operations are not assured with the scan path selector.

You can insert an SPL on a backplane so that you can add up to four device boards to the system without the jumper wiring required with nonbackplane devices. You connect an SPL to the main JTAG scan path in the same way you connect any other device. Figure C–10 shows how to connect a secondary scan path to an SPL.

Figure C–10. Connecting a Secondary JTAG Scan Path to a Scan Path Linker



The TRST signal from the main scan path drives all devices, even those on the secondary scan paths of the SPL. The TCK signal on each target device on the secondary scan path of an SPL is driven by the SPL's DTCK signal. The TMS signal on each device on the secondary scan path is driven by the respective DTMS signals on the SPL.

DTDO0 on the SPL is connected to the TDI signal of the first device on the secondary scan path. DTDI0 on the SPL is connected to the TDO signal of the last device in the secondary scan path. Within each secondary scan path, the TDI signal of a device is connected to the TDO signal of the device before it. If the SPL is on a backplane, its secondary JTAG scan paths are on add-on boards; if signal degradation is a problem, you may need to buffer both the TRST and DTCK signals. Although degradation is less likely for DTMS*n* signals, you may also need to buffer them for the same reasons.

C.8.2 Emulation Timing Calculations for a Scan Path Linker (SPL)

The examples in this section help you to calculate the key emulation timings in the SPL secondary scan path of your system. For actual target timing parameters, see the appropriate device data sheet for your target device.

The examples use the following assumptions:

t _{su(TTMS)}	Setup time, target TMS/TDI to TCK high	10 ns
t _{d(TTDO)}	Delay time, target TDO from TCK low	15 ns
t _{d(bufmax)}	Delay time, target buffer, maximum	10 ns
t _{d(bufmin)}	Delay time, target buffer, minimum	1 ns
^t (bufskew)	Skew time, target buffer, between two devices in the same package: $[t_{d(bufmax)} - t_{d(bufmin)}] \times 0.15$	1.35 ns
t(TCKfactor)	Duty cycle, TCK assume a 40/60% clock	0.4 (40%)

Also, the examples use the following values from the SPL data sheet:

t _{d(DTMSmax)}	Delay time, SPL DTMS/DTDO from TCK low, maximum	31 ns
t _{su(DTDLmin)}	Setup time, DTDI to SPL TCK high, minimum	7 ns
^t d(DTCKHmin)	Delay time, SPL DTCK from TCK high, minimum	2 ns
t _{d(DTCKLmax)}	Delay time, SPL DTCK from TCK low, maximum	16 ns

There are two key timing paths to consider in the emulation design:

□ The TCK-to-DTMS/DTDO path, called t_{pd(TCK-DTMS)}

The TCK-to-DTDI path, called t_{pd(TCK-DTDI)}

_

In the following two examples, the worst-case path delay is calculated to determine the maximum system test clock frequency.

Example C–2. Key Timing for a Single-Processor System Without Buffering (SPL)

☐ The following example calculates key timing for a single-processor system without buffering (SPL):

$$t_{pd(TCK-DTMS)} = \frac{\left[t_{d(DTMSmax)} + t_{d(DTCKHmin)} + t_{su(TTMS)} \right]}{t_{TCKfactor}}$$
$$= \frac{(31 \text{ ns} + 2 \text{ ns} + 10 \text{ ns})}{0.4}$$
$$= 107.5 \text{ ns, or } 9.3 \text{ MHz}$$
$$t_{pd(TCK-DTDI)} = \frac{\left[t_{d(TTDO)} + t_{d(DTCKLmax)} + t_{su(DTDLmin)} \right]}{t_{TCKfactor}}$$
$$= \frac{(15 \text{ ns} + 16 \text{ ns} + 7 \text{ ns})}{0.4}$$
$$= 9.5 \text{ ns, or } 10.5 \text{ MHz}$$

In the preceding example, the TCK-to-DTMS/DTDL path is the limiting factor.

The following example calculates key timing for a single- or multiprocessorsystem with buffered input and output (SPL):

$$t_{pd (TCK-TDMS)} = \frac{\left[t_{d (DTMSmax)} + t_{(DTCKHmin)} + t_{su (TTMS)} + t_{(bufskew)} \right]}{t_{TCKfactor}}$$
$$= \frac{(31 \text{ ns} + 2 \text{ ns} + 10 \text{ ns} + 1.35 \text{ ns})}{0.4}$$
$$= 110.9 \text{ ns, or } 9.0 \text{ MHz}$$
$$t_{pd (TCK-DTDI)} = \frac{\left[t_{d (TTDO)} + t_{d (DTCKLmax)} + t_{su (DTDLmin)} + t_{d (bufskew)} \right]}{t_{TCKfactor}}$$
$$= \frac{(15 \text{ ns} + 15 \text{ ns} + 7 \text{ ns} + 10 \text{ ns})}{0.4}$$
$$= 120 \text{ ns, or } 8.3 \text{ MHz}$$

In the preceding example, the TCK-to-DTDI path is the limiting factor.

C.8.3 Using Emulation Pins

The EMU0/1 pins of TI devices are bidirectional, 3-state output pins. When in an inactive state, these pins are at high impedance. When the pins are active, they provide one of two types of output:

- Signal event. The EMU0/1 pins can be configured via software to signal internal events. In this mode, driving one of these pins low can cause devices to signal such events. To enable this operation, the EMU0/1 pins function as open-collector sources. External devices such as logic analyzers can also be connected to the EMU0/1 signals in this manner. If such an external source is used, it must also be connected via an open-collector source.
- External count. The EMU0/1 pins can be configured via software as totempole outputs for driving an external counter. If the output of more than one device is configured for totem-pole operation, then these devices can be damaged. The emulation software detects and prevents this condition. However, the emulation software has no control over external sources on the EMU0/1 signal. Therefore, all external sources must be inactive when any device is in the external count mode.

TI devices can be configured by software to halt processing if their EMU0/1 pins are driven low. This feature combined with the signal event output, allows one TI device to halt all other TI devices on a given event for system-level debugging.

If you route the EMU0/1 signals between multiple boards, they require special handling because they are more complex than normal emulation signals. Figure C–11 shows an example configuration that allows any processor in the system to stop any other processor in the system. Do not tie the EMU0/1 pins of more than 16 processors together in a single group without using buffers. Buffers provide the crisp signals that are required during a RUNB (run benchmark) debugger command or when the external analysis counter feature is used.



Figure C-11. EMU0/1 Configuration to Meet Timing Requirements of Less Than 25 ns

- Notes: 1) The low time on EMU0/1-IN must be at least one TCK cycle and less than 10 μs. Software sets the EMU0/1-OUT pin to a high state.
 - 2) To enable the open-collector driver and pullup resistor on EMU1 to provide rise/fall times of less than 25 ns, the modification shown in this figure is suggested. Rise times of more than 25 ns can cause the emulator to detect false edges during the RUNB command or when the external counter selected from the debugger analysis menu is used.

These seven important points apply to the circuitry shown in Figure C–11 and the timing shown in Figure C–12:

- Open-collector drivers isolate each board. The EMU0/1 pins are tied together on each board.
- At the board edge, the EMU0/1 signals are split to provide both input and output connections. This is required to prevent the open-collector drivers from acting as latches that can be set only once.
- The EMU0/1 signals are bused down the backplane. Pullup resistors must be installed as required.

- The bused EMU0/1 signals go into a programmable logic array device PAL[®], whose function is to generate a low pulse on the EMU0/1-IN signal when a low level is detected on the EMU0/1-OUT signal. This pulse must be longer than one TCK period to affect the devices but less than 10 μs to avoid possible conflicts or retriggering once the emulation software clears the device's pins.
- During a RUNB debugger command or other external analysis count, the EMU0/1 pins on the target device become totem-pole outputs. The EMU1 pin is a ripple carry-out of the internal counter. EMU0 becomes a processor-halted signal. During a RUNB or other external analysis count, the EMU0/1-IN signal to all boards must remain in the high (disabled) state. You must provide some type of external input (XCNT_ENABLE) to the PAL[®] to disable the PAL[®] from driving EMU0/1-IN to a low state.
- □ If you use sources other than TI processors (such as logic analyzers) to drive EMU0/1, their signal lines must be isolated by open-collector drivers and be inactive during RUNB and other external analysis counts.
- ☐ You must connect the EMU0/1-OUT signals to the emulation header or directly to a test bus controller.

Figure C–12. Suggested Timings for the EMU0 and EMU1 Signals





Figure C–13. EMU0/1 Configuration With Additional AND Gate to Meet Timing Requirements of Greater Than 25 ns

- Notes: 1) The low time on EMU0/1-IN must be at least one TCK cycle and less than 10 μs. Software sets the EMU0/1-OUT pin to a high state.
 - 2) To enable the open-collector driver and pullup resistor on EMU1 to provide rise/fall time of greater than 25 ns, the modification shown in this figure is suggested. Rise times of more than 25 ns can cause the emulator to detect false edges during the RUNB command or when the external counter selected from the debugger analysis menu is used.

You do not need to have devices on one target board stop devices on another target board using the EMU0/1 signals (see the circuit in Figure C–14). In this configuration, the global-stop capability is lost. It is important not to overload EMU0/1 with more than 16 devices.





Note: The open-collector driver and pullup resistor on EMU1 must be able to provide rise/fall times of less than 25 ns. Rise times of more than 25 ns can cause the emulator to detect false edges during the RUNB command or when the external counter selected from the debugger analysis menu is used. If this condition cannot be met, then the EMU0/1 signals from the individual boards must be ANDed together (as shown in Figure C–14) to produce an EMU0/1 signal for the emulator.

C.8.4 Performing Diagnostic Applications

For systems that require built-in diagnostics, it is possible to connect the emulation scan path directly to a TI ACT8990 test bus controller (TBC) instead of the emulation header. The TBC is described in the Texas Instruments *Advanced Logic and Bus Interface Logic Data Book*. Figure C–15 shows the scan path connections of *n* devices to the TBC.





In the system design shown in Figure C–15, the TBC emulation signals TCKI, TDO, TMS0, TMS2/EVNT0, TMS3/EVNT1, TMS5/EVNT3, TCKO, and TDI0 are used, and TMS1, TMS4/EVNT2, and TDI1 are not connected. The target devices' EMU0 and EMU1 signals are connected to V_{CC} through pullup resistors and tied to the TBC's TMS2/EVNT0 and TMS3/EVNT1 pins, respectively. The TBC's TCKI pin is connected to a clock generator. The TCK signal for the main JTAG scan path is driven by the TBC's TCKO pin.

On the TBC, the TMS0 pin drives the TMS pins on each device on the main JTAG scan path. TDO on the TBC connects to TDI on the first device on the main JTAG scan path. TDI0 on the TBC is connected to the TDO signal of the last device on the main JTAG scan path. Within the main JTAG scan path, the TDI signal of a device is connected to the TDO signal of the device before it. TRST for the devices can be generated either by inverting the TBC's TMS5/EVNT3 signal for software control or by logic on the board itself.
Appendix D

Glossary

A

- **A0–A15:** Collectively, the external address bus; the 16 pins are used in parallel to address external data memory, program memory, or I/O space.
- ACC: See accumulator.
- **ACCH:** Accumulator high word. The upper 16 bits of the accumulator. See also accumulator.
- ACCL: Accumulator low word. The lower 16 bits of the accumulator. See also accumulator.
- **accumulator:** A 32-bit register that stores the results of operations in the central arithmetic logic unit (CALU) and provides an input for subsequent CALU operations. The accumulator also performs shift and rotate operations.
- address: The location of program code or data stored in memory.
- **addressing mode:** A method by which an instruction interprets its operands to acquire the data it needs. See also *direct addressing*; *immediate addressing*; *indirect addressing*.
- **analog-to-digital (A/D) converter:** A circuit that translates an analog signal to a digital signal.
- AR: See auxiliary register.
- **AR0–AR7:** Auxiliary registers 0 through 7. See auxiliary register.
- **ARAU:** See auxiliary register arithmetic unit (ARAU).
- **ARB:** See auxiliary register pointer buffer (ARB).
- **ARP:** See auxiliary register pointer (ARP).
- **auxiliary register:** One of eight 16-bit registers (AR7–AR0) used as pointers to addresses in data space. The registers are operated on by the auxiliary register arithmetic unit (ARAU) and are selected by the auxiliary register pointer (ARP).

- auxiliary register arithmetic unit (ARAU): A 16-bit arithmetic unit used to increment, decrement, or compare the contents of the auxiliary registers. Its primary function is manipulating auxiliary register values for indirect addressing.
- **auxiliary register pointer (ARP):** A 3-bit field in status register ST0 that points to the current auxiliary register.
- **auxiliary register pointer buffer (ARB):** A 3-bit field in status register ST1 that holds the previous value of the auxiliary register pointer (ARP).

B0: An on-chip block of dual-access RAM that can be configured as either data memory or program memory, depending on the value of the CNF bit in status register ST1.

- B1: An on-chip block of dual-access RAM available for data memory.
- **B2:** An on-chip block of dual-access RAM available for data memory.
- **BIO** pin: A general-purpose input pin that can be tested by conditional instructions that cause a branch when an external device drives **BIO** low.
- **bit-reversed indexed addressing**: A method of indirect addressing that allows efficient I/O operations by resequencing the data points in a radix-2 fast Fourier transform (FFT) program. The direction of carry propagation in the ARAU is reversed.
- **boot loader:** A built-in segment of code that transfers code from an external source to a 16-bit external program destination at reset.
- **BR:** Bus request pin. This pin is tied to the BR signal, which is asserted when a global data memory access is initiated.
- **branch:** A switching of program control to a nonsequential programmemory address.

C bit: See carry bit.

- CALU: See central arithmetic logic unit (CALU).
- **carry bit:** Bit 9 of status register ST1; used by the CALU for extended arithmetic operations and accumulator shifts and rotates. The carry bit can be tested by conditional instructions.
- **central arithmetic logic unit (CALU):** The 32-bit wide main arithmetic logic unit for the 'C24x CPU that performs arithmetic and logic operations. It accepts 32-bit values for operations, and its 32-bit output is held in the accumulator.
- **CLKIN:** Input clock signal. A clock source signal supplied to the on-chip clock generator at the CLKIN/X2 pin or generated internally by the on-chip oscillator. The clock generator divides or multiplies CLKIN to produce the CPU clock signal, CLKOUT1.
- **CLKOUT:** *Master clock output signal.* The output signal of the on-chip clock generator. The CLKOUT1 high pulse signifies the CPU's logic phase (when internal values are changed), and the CLKOUT1 low pulse signifies the CPU's latch phase (when the values are held constant).
- **clock mode (clock generator):** One of the modes which sets the internal CPU clock frequency to a fraction or multiple of the frequency of the input clock signal CLKIN.
- **CNF bit:** DARAM configuration bit. Bit 12 in status register ST1. CNF is used to determine whether the on-chip RAM block B0 is mapped to program space or data space.
- **codec:** A device that codes in one direction of transmission and decodes in another direction of transmission.
- **COFF:** Common object file format. A system of files configured according to a standard developed by AT&T. These files are relocatable in memory space.
- **context saving/restoring**: Saving the system status when the device enters a subroutine (such as an interrupt service routine) and restoring the system status when exiting the subroutine. On the 'C24x, only the program counter value is saved and restored automatically; other context saving and restoring must be performed by the subroutine.

- **CPU**: Central processing unit. The 'C24x CPU is the portion of the processor involved in arithmetic, shifting, and Boolean logic operations, as well as the generation of data- and program-memory addresses. The CPU includes the central arithmetic logic unit (CALU), the multiplier, and the auxiliary register arithmetic unit (ARAU).
- **CPU cycle:** The time required for the CPU to go through one logic phase (during which internal values are changed) and one latch phase (during which the values are held constant).
- current AR: See current auxiliary register.
- **current auxiliary register:** The auxiliary register pointed to by the auxiliary register pointer (ARP). The auxiliary registers are AR0 (ARP = 0) through AR7 (ARP = 7). See also *auxiliary register*, *next auxiliary register*.
- **current data page:** The data page indicated by the content of the data page pointer (DP). See also *data page*; *DP*.
- **D0–D15:** Collectively, the external data bus; the 16 pins are used in parallel to transfer data between the 'C24x and external data memory, program memory, or I/O space.
- **DARAM:** *Dual-access RAM.* RAM that can be accessed twice in a single CPU clock cycle. For example, your code can read from and write to DARAM in the same clock cycle.
- DARAM configuration bit (CNF): See CNF bit.
- **data-address generation logic:** Logic circuitry that generates the addresses for data memory reads and writes. This circuitry, which includes the auxiliary registers and the ARAU, can generate one address per machine cycle. See also *program-address generation logic*.
- **data page:** One block of 128 words in data memory. Data memory contains 512 data pages. Data page 0 is the first page of data memory (addresses 0000h–007Fh); data page 511 is the last page (addresses FF80h–FFFFh). See also *data page pointer (DP)*; *direct addressing*.
- **data page 0:** Addresses 0000h–007Fh in data memory; contains the memory-mapped registers, a reserved test/emulation area for special information transfers, and the scratch-pad RAM block (B2).

- data page pointer (DP): A 9-bit field in status register ST0 that specifies which of the 512 data pages is currently selected for direct address generation. When an instruction uses direct addressing to access a datamemory value, the DP provides the nine MSBs of the data-memory address, and the instruction provides the seven LSBs.
- data-read address bus (DRAB): A 16-bit internal bus that carries the address for each read from data memory.
- **data read bus (DRDB):** A 16-bit internal bus that carries data from data memory to the CALU and the ARAU.
- data-write address bus (DWAB): A 16-bit internal bus that carries the address for each write to data memory.
- data write bus (DWEB): A 16-bit internal bus that carries data to both program memory and data memory.
- **decode phase:** The phase of the pipeline in which the instruction is decoded. See also *pipeline*; *instruction-fetch phase*; *operand-fetch phase*; *instruction-execute phase*.
- **direct addressing:** One of the methods used by an instruction to address data-memory. In direct addressing, the data-page pointer (DP) holds the nine MSBs of the address (the current data page), and the instruction word provides the seven LSBs of the address (the offset). See also *indirect addressing*.
- **DP:** See data page pointer (DP).
- DRAB: See data-read address bus (DRAB).
- **DRDB:** See data read bus (DRDB).
- **DS:** Data memory select pin. The 'C24x asserts **DS** to indicate an access to external data memory (local or global).
- **DSWS:** Data-space wait-state bit(s). A value in the wait-state generator control register (WSGR) that determines the number of wait states applied to reads from and writes to off-chip data space.
- dual-access RAM: See DARAM.
- **dummy cycle:** A CPU cycle in which the CPU intentionally reloads the program counter with the same address.
- **DWAB:** See data-write address bus (DWAB).
- **DWEB:** See data write bus (DWEB).

F.

G

- **execute phase:** The fourth phase of the pipeline; the phase in which the instruction is executed. See also *pipeline*; *instruction-fetch phase*; *instruction-decode phase*; *operand-fetch phase*.
- **external interrupt:** A hardware interrupt triggered by an external event sending an input through an interrupt pin.
- **FIFO buffer:** *First-in, first-out buffer.* A portion of memory in which data is stored and then retrieved in the same order in which it was stored. The synchronous serial port has two four-word-deep FIFO buffers: one for its transmit operation and one for its receive operation.
- flash memory: Electronically erasable and programmable, nonvolatile (read-only) memory.
- general-purpose input/output pins: Pins that can be used to accept input signals or send output signals. These pins are the input pin BIO, the output pin XF, and the GPIO pins.
- **global data space**: One of the four 'C24x address spaces. The global data space can be used to share data with other processors within a system and can serve as additional data space. See also *local data space*.
- **GREG:** *Global memory allocation register.* A memory-mapped register used for specifying the size of the global data memory. Addresses not allocated by the GREG for global data memory are available for local data memory.

Η

hardware interrupt: An interrupt triggered through physical connections with on-chip peripherals or external devices.

- **immediate addressing:** One of the methods for obtaining data values used by an instruction; the data value is a constant embedded directly into the instruction word; data memory is not accessed.
- **immediate operand/immediate value:** A constant given as an operand in an instruction that is using immediate addressing.
- **IMR:** See interrupt mask register (IMR).
- **indirect addressing:** One of the methods for obtaining data values used by an instruction. When an instruction uses indirect addressing, data memory is addressed by the current auxiliary register. See also *direct addressing*.
- input clock signal: See CLKIN.
- **input shifter:** A 16- to 32-bit left barrel shifter that shifts incoming 16-bit data from 0 to 16 positions left relative to the 32-bit output.
- **instruction-decode phase:** The second phase of the pipeline; the phase in which the instruction is decoded. See also *pipeline*; *instruction-fetch phase*; *operand-fetch phase*; *instruction-execute phase*.
- **instruction-execute phase:** The fourth phase of the pipeline; the phase in which the instruction is executed. See also *pipeline*; *instruction-fetch phase*; *instruction-decode phase*; *operand-fetch phase*.
- **instruction-fetch phase:** The first phase of the pipeline; the phase in which the instruction is fetched from program-memory. See also *pipeline*; *instruction-decode phase*; *operand-fetch phase*; *instruction-execute phase*.
- **instruction register (IR):** A 16-bit register that contains the instruction being executed.
- instruction word: A 16-bit value representing all or half of an instruction. An instruction that is fully represented by 16 bits uses one instruction word. An instruction that must be represented by 32 bits uses two instruction words (the second word is a constant).
- internal interrupt: A hardware interrupt caused by an on-chip peripheral.
- interrupt: A signal sent to the CPU that (when not masked or disabled) forces the CPU into a subroutine called an interrupt service routine (ISR). This signal can be triggered by an external device, an on-chip peripheral, or an instruction (INTR, NMI, or TRAP).

- **interrupt acknowledge signal (IACK):** A signal that indicates an interrupt has been received and that the program counter is fetching the interrupt vector that will force the processor into the appropriate interrupt service routine.
- interrupt flag register (IFR): A 16-bit memory-mapped register that indicates pending interrupts. Read the IFR to identify pending interrupts and write to the IFR to clear selected interrupts. Writing a 1 to any IFR flag bit clears that bit to 0.
- **interrupt latency:** The delay between the time an interrupt request is made and the time it is serviced.
- **interrupt mask register (IMR):** A 16-bit memory-mapped register used to mask external and internal interrupts. Writing a 1 to any IMR bit position enables the corresponding interrupt (when INTM = 0).
- interrupt mode bit (INTM): Bit 9 in status register ST0; either enables all maskable interrupts that are not masked by the IMR or disables all maskable interrupts.
- **interrupt service routine (ISR)**: A module of code that is executed in response to a hardware or software interrupt.
- interrupt trap: See interrupt service routine (ISR).
- **interrupt vector:** A branch instruction that leads the CPU to an interrupt service routine (ISR).
- interrupt vector location: An address in program memory where an interrupt vector resides. When an interrupt is acknowledged, the CPU branches to the interrupt vector location and fetches the interrupt vector.
- **INTM bit:** See *interrupt mode bit (INTM)*.
- **I/O-mapped register:** One of the on-chip registers mapped to addresses in I/O (input/output) space. These registers, which include the registers for the on-chip peripherals, must be accessed with the IN and OUT instructions. See also *memory-mapped register*.
- **IR:** See instruction register (IR).
- **IS:** *I/O space select pin*. The 'C24x asserts **IS** to indicate an access to external I/O space.
- **ISR:** See interrupt service routine (ISR).
- **ISWS:** *I/O-space wait-state bit(s)*. A value in the wait-state generator control register (WSGR) that determines the number of wait states applied to reads from and writes to off-chip I/O space.

- **latch phase:** The phase of a CPU cycle during which internal values are held constant. See also *logic phase*; *CLKOUT1*.
- **local data space:** The portion of data-memory addresses that are not allocated as global by the global memory allocation register (GREG). If none of the data-memory addresses are allocated for global use, all of data space is local. See also *global data space*.
- **logic phase:** The phase of a CPU cycle during which internal values are changed. See also *latch phase*; *CLKOUT1*.
- **long-immediate value:** A 16-bit constant given as an operand of an instruction that is using immediate addressing.
- **LSB**: *Least significant bit.* The lowest order bit in a word. When used in plural form (LSBs), refers to a specified number of low-order bits, beginning with the lowest order bit and counting to the left. For example, the four LSBs of a 16-bit value are bits 0 through 3. See also *MSB*.

Μ

machine cycle: See CPU cycle.

- **maskable interrupt**: A hardware interrupt that can be enabled or disabled through software. See also *nonmaskable interrupt*.
- master clock output signal: See CLKOUT1.
- master phase: See logic phase.
- **memory-mapped register:** One of the on-chip registers mapped to addresses in data memory. See also *I/O-mapped register*.
- **microcomputer mode:** A mode in which the on-chip ROM or flash memory is enabled. This mode is selected with the MP/ $\overline{\text{MC}}$ pin. See also MP/\overline{MC} pin; microprocessor mode.
- **microprocessor mode:** A mode in which the on-chip ROM or flash memory is disabled. This mode is selected with the MP/MC pin. See also MP/MC pin; microcomputer mode.
- **microstack (MSTACK):** A register used for temporary storage of the program counter (PC) value when an instruction needs to use the PC to address a second operand.

MIPS: Million instructions per second.

- **MP/MC pin**: A pin that indicates whether the processor is operating in microprocessor mode or microcomputer mode. MP/MC high selects microprocessor mode; MP/MC low selects microcomputer mode.
- **MSB**: *Most significant bit.* The highest order bit in a word. When used in plural form (MSBs), refers to a specified number of high-order bits, beginning with the highest order bit and counting to the right. For example, the eight MSBs of a 16-bit value are bits 15 through 8. See also LSB.
- MSTACK: See microstack.
- **multiplier:** A part of the CPU that performs 16-bit × 16-bit multiplication and generates a 32-bit product. The multiplier operates using either signed or unsigned 2s-complement arithmetic.

next AR: See next auxiliary register.

- **next auxiliary register:** The register that is pointed to by the auxiliary register pointer (ARP) when an instruction that modifies ARP is finished executing. See also *auxiliary register*, *current auxiliary register*.
- **NMI:** A hardware interrupt that uses the same logic as the maskable interrupts but cannot be masked. It is often used as a soft reset. See also *maskable interrupt, nonmaskable interrupt.*
- **nonmaskable interrupt:** An interrupt that can be neither masked by the interrupt mask register (IMR) nor disabled by the INTM bit of status register ST0.
- **NPAR:** Next program address register. Part of the program-address generation logic. This register provides the address of the next instruction to the program counter (PC), the program address register (PAR), the micro stack (MSTACK), or the stack.

0

- **operand:** A value to be used or manipulated by an instruction; specified in the instruction.
 - **operand-fetch phase:** The third phase of the pipeline; the phase in which an operand or operands are fetched from memory. See also *pipeline*; *instruction-fetch phase*; *instruction-decode phase*; *instruction-execute phase*.

- **output shifter:** 32- to 16-bit barrel left shifter. Shifts the 32-bit accumulator output from 0 to 7 bits left for quantization management, and outputs either the 16-bit high or low half of the shifted 32-bit data to the data write bus (DWEB).
- **OV bit:** Overflow flag bit. Bit 12 of status register ST0; indicates whether the result of an arithmetic operation has exceeded the capacity of the accumulator.
- **overflow (in a register):** A condition in which the result of an arithmetic operation exceeds the capacity of the register used to hold that result.
- **overflow mode:** The mode in which an overflow in the accumulator causes the accumulator to be loaded with a preset value. If the overflow is in the positive direction, the accumulator is loaded with its most positive number. If the overflow is in the negative direction, the accumulator is filled with its most negative number.
- **OVM bit:** Overflow mode bit. Bit 11 of status register ST0; enables or disables overflow mode. See also overflow mode.

- **PAB:** See program address bus (PAB).
- **PAR:** *Program address register.* A register that holds the address currently being driven on the program address bus for as many cycles as it takes to complete all memory operations scheduled for the current machine cycle.
- **PC:** See program counter (PC).
- PCB: Printed circuit board.
- **pending interrupt:** A maskable interrupt that has been successfully requested but is awaiting acknowledgement by the CPU.
- **pipeline**: A method of executing instructions in an assembly line fashion. The 'C24x pipeline has four independent phases. During a given CPU cycle, four different instructions can be active, each at a different stage of completion. See also *instruction-fetch phase*; *instruction-decode phase*; *operand-fetch phase*; *instruction-execute phase*.
- PLL: Phase lock loop circuit.
- **PM bits:** See product shift mode bits (PM).

- **power-down mode:** The mode in which the processor enters a dormant state and dissipates considerably less power than during normal operation. This mode is initiated by the execution of an IDLE instruction. During a power-down mode, all internal contents are maintained so that operation continues unaltered when the power-down mode is terminated. The contents of all on-chip RAM also remains unchanged.
- PRDB: See program read bus (PRDB).
- **PREG:** See product register (PREG).
- **product register (PREG):** A 32-bit register that holds the results of a multiply operation.
- **product shifter:** A 32-bit shifter that performs a 0-, 1-, or 4-bit left shift, or a 6-bit right shift of the multiplier product based on the value of the product shift mode bits (PM).
- **product shift mode:** One of four modes (no-shift, shift-left-by-one, shift-left-by-four, or shift-right-by-six) used by the product shifter.
- **product shift mode bits (PM):** Bits 0 and 1 of status register ST1; they identify which of four shift modes (no-shift, left-shift-by-one, left-shift-by-four, or right-shift-by-six) will be used by the product shifter.
- program address bus (PAB): A 16-bit internal bus that provides the addresses for program-memory reads and writes.
- **program-address generation logic:** Logic circuitry that generates the addresses for program memory reads and writes, and an operand address in instructions that require two registers to address operands. This circuitry can generate one address per machine cycle. See also *data-address generation logic.*
- **program control logic:** Logic circuitry that decodes instructions, manages the pipeline, stores status of operations, and decodes conditional operations.
- **program counter (PC):** A register that indicates the location of the next instruction to be executed.
- **program read bus (PRDB):** A 16-bit internal bus that carries instruction code and immediate operands, as well as table information, from program memory to the CPU.
- **PS:** Program select pin. The 'C24x asserts PS to indicate an access to external program memory.

- **PSLWS:** Lower program-space wait-state bits. A value in the wait-state generator control register (WSGR) that determines the number of wait states applied to reads from and writes to off-chip lower program space (addresses 0000h–7FFFh). See also *PSUWS*.
- **PSUWS:** Upper program-space wait-state bits. A value in the wait-state generator control register (WSGR) that determines the number of wait states applied to reads from and writes to off-chip upper program space (addresses 8000h–FFFFh). See also *PSLWS*.
- **RD:** *Read select pin.* The 'C24x asserts RD to request a read from external program, data, or I/O space. RD can be connected directly to the output enable pin of an external device.
- **READY:** External device ready pin. Used to create wait states externally. When this pin is driven low, the 'C24x waits one CPU cycle and then tests READY again. After READY is driven low, the 'C24x does not continue processing until READY is driven high.
- **repeat counter (RPTC):** A 16-bit register that counts the number of times a single instruction is repeated. RPTC is loaded by an RPT instruction.
- **reset:** A way to bring the processor to a known state by setting the registers and control bits to predetermined values and signaling execution to start at address 0000h.
- reset pin (RS): A pin that causes a reset.
- reset vector: The interrupt vector for reset.
- **return address:** The address of the instruction to be executed when the CPU returns from a subroutine or interrupt service routine.
- **RPTC:** See repeat counter (RPTC).
- **RS**: *Reset pin*. When driven low, causes a reset on any 'C24x device.
- **R/W:** *Read/write pin.* Indicates the direction of transfer between the 'C24x and external program, data, or I/O space.

S

SARAM: Single-access RAM. RAM that can be accessed (read from or written to) once in a single CPU cycle.

- **scratch-pad RAM:** Another name for DARAM block B2 in data space (32 words).
- **short-immediate value:** An 8-, 9-, or 13-bit constant given as an operand of an instruction that is using immediate addressing.
- **sign bit:** The MSB of a value when it is seen by the CPU to indicate the sign (negative or positive) of the value.
- **sign extend:** Fill the unused high order bits of a register with copies of the sign bit in that register.
- **sign-extension mode (SXM) bit**: Bit 10 of status register ST1; enables or disables sign extension in the input shifter. It also differentiates between logic and arithmetic shifts of the accumulator.
- single-access RAM: See SARAM.
- slave phase: See latch phase.
- **software interrupt:** An interrupt caused by the execution of an INTR, NMI, or TRAP instruction.
- **software stack:** A program control feature that allows you to extend the hardware stack into data memory with the PSHD and POPD instructions. The stack can be directly stored and recovered from data memory, one word at time. This feature is useful for deep subroutine nesting or protection against stack overflow.
- ST0 and ST1: See status registers ST0 and ST1.
- **stack:** A block of memory reserved for storing return addresses for subroutines and interrupt service routines. The 'C24x stack is 16 bits wide and eight levels deep.
- status registers ST0 and ST1: Two 16-bit registers that contain bits for determining processor modes, addressing pointer values, and indicating various processor conditions and arithmetic logic results. These registers can be stored into and loaded from data memory, allowing the status of the machine to be saved and restored for subroutines.
- **STRB:** *External access active strobe.* The 'C24x asserts STRB during accesses to external program, data, or I/O space.
- **SXM bit:** See sign-extension mode bit (SXM).

- **TC bit:** *Test/control flag bit.* Bit 11 of status register ST1; stores the results of test operations done in the central arithmetic logic unit (CALU) or the auxiliary register arithmetic unit (ARAU). The TC bit can be tested by conditional instructions.
- **temporary register (TREG):** A 16-bit register that holds one of the operands for a multiply operation; the dynamic shift count for the LACT, ADDT, and SUBT instructions; or the dynamic bit position for the BITT instruction.
- TOS: Top of stack. Top level of the 8-level last-in, first-out hardware stack.
- **TREG:** See temporary register (TREG).
- TTL: Transistor-to-transistor logic.

V

vector: See interrupt vector.

vector location: See interrupt vector location.

W

- **wait state**: A CLKOUT1 cycle during which the CPU waits when reading from or writing to slower external memory.
- wait-state generator: An on-chip peripheral that generates a limited number of wait states for a given off-chip memory space (program, data, or I/O). Wait states are set in the wait-state generator control register (WSGR).
- **WE:** *Write enable pin.* The 'C24x asserts WE to request a write to external program, data, or I/O space.
- **WSGR:** *Wait-state generator control register.* This register, which is mapped to I/O memory, controls the wait-state generator.

Χ

XF bit: *XF-pin status bit.* Bit 4 of status register ST1 that is used to read or change the logic level on the XF pin.

XF pin: *External flag pin.* A general-purpose output pin whose status can be read or changed by way of the XF bit in status register ST1.

Ζ

zero fill: A way to fill the unused low or high order bits in a register by inserting 0s.

Summary of Updates in This Document

This appendix provides a summary of the updates in this version of the document. Updates within paragraphs appear in a **bold typeface**.

Rev. B Page:	Rev. C Page	Change or Add:
		Changed the title on the cover and title page to:
		TMS320F/C24x DSP Controllers, CPU and Instruction Set Reference Guide.
		In addition to being revised, this version has been reorganized, and hence, differs significantly from the previous version (SPRU160B). Only major reorganizational changes are noted in this appendix.
3–1	3–1	Chapter 3 in revision <i>B</i> was <i>Central Processing Unit</i> . Chapter 3 in revision <i>C</i> is now <i>Memory and I/O Spaces</i> .
4–1	4–1	Chapter 4 in revision <i>B</i> was <i>Memory and I/O Spaces</i> . Chapter 4 in revision <i>C</i> is now <i>Central Processing Unit</i> .
6–1	6–1	Chapter 6 in revision <i>B</i> was <i>System Functions</i> . Chapter 6 in revision <i>C</i> is now <i>Addressing Modes</i> .
7–1	7–1	Chapter 7 in revision B was Addressing Modes. Chapter 7 in revision C is now Assembly Language Instructions.
8–1	8–1	Chapter 8 in revision <i>B</i> was <i>Assembly Language Instructions</i> . There is no Chapter 8 in revision <i>C</i> .

Index

* operand 6-10
*+ operand 6-10
*- operand 6-10
*0+ operand 6-10
*0- operand 6-10
*BR0+ operand 6-10
*BR0- operand 6-10
14-pin connector, dimensions C-15
14-pin header header signals C-2 JTAG C-2
4-level pipeline operation 5-7

Α

ABS instruction 7-20 absolute value (ABS instruction) 7-20 accumulator 2-8 definition D-1 description 4-9 shifting and storing high and low words, diagrams 4-11 accumulator instructions absolute value of accumulator (ABS) 7-20 add PREG to accumulator (APAC) 7-36 add PREG to accumulator and load TREG (LTA) 7-92 add PREG to accumulator and multiply (MPYA) 7-115 add PREG to accumulator and square specified value (SQRA) 7-167 add PREG to accumulator, load TREG, and move data (LTD) 7-94 add PREG to accumulator, load TREG, and multiply (MAC) 7-101 add PREG to accumulator, load TREG, multiply, and move data (MACD) 7-105

accumulator instructions (continued) add value plus carry to accumulator (ADDC) 7-26 add value to accumulator (ADD) 7-22 add value to accumulator with shift specified by TREG (ADDT) 7-30 add value to accumulator with sign extension suppressed (ADDS) 7-28 AND accumulator with value (AND) 7-33 branch to location specified by accumulator (BACC) 7-39 call subroutine at location specified by accumulator (CALA) 7-57 complement accumulator (CMPL) 7-63 divide using accumulator (SUBC) 7-179 load accumulator (LACC) 7-71 load accumulator using shift specified by TREG (LACT) 7-77 load accumulator with PREG (PAC) 7-133 load accumulator with PREG and load TREG (LTP) 7-97 load high bits of accumulator with rounding (ZALR) 7-195 load low bits and clear high bits of accumulator (LACL) 7-74 negate accumulator (NEG) 7-121 normalize accumulator (NORM) 7-125 OR accumulator with value (OR) 7-128 pop top of stack to low accumulator bits (POP) 7-134 push low accumulator bits onto stack (PUSH) 7-140 rotate accumulator left by one bit (ROL) 7-143 rotate accumulator right by one bit (ROR) 7-144 shift accumulator left by one bit (SFL) 7-156 shift accumulator right by one bit (SFR) 7-157 store high byte of accumulator to data memory (SACH) 7-147 store low byte of accumulator to data memory (SACL) 7-149

accumulator instructions (continued) subtract conditionally from accumulator (SUBC) 7-179 subtract PREG from accumulator (SPAC) 7-159 subtract PREG from accumulator and load TREG (LTS) 7-99 subtract PREG from accumulator and multiply (MPYS) 7-117 subtract PREG from accumulator and square specified value (SQRS) 7-169 subtract value and logical inversion of carry bit from accumulator (SUBB) 7-177 subtract value from accumulator (SUB) 7-173 subtract value from accumulator with shift specified by TREG (SUBT) 7-183 subtract value from accumulator with sign extension suppressed (SUBS) 7-181 XOR accumulator with data value (XOR) 7-192 ADD instruction 7-22 ADDC instruction 7-26 address generation data memory direct addressing 6-4 immediate addressing 6-2 indirect addressing 6-9 program memory 5-2 hardware 5-3 address map, data memory, data page 0 3-7 addressing, bit-reversed indexed 6-10, D-2 addressing modes definition D-1 direct description 6-4 examples 6-6 figure 6-5 opcode format 6-5 to 6-7 role of data page pointer (DP) 6-4 immediate 6-2 indirect description 6-9 effects on auxiliary register pointer (ARP) 6-13 to 6-15 effects on current auxiliary register 6-13 to 6-15 examples 6-14 modifying auxiliary register content 6-16 opcode format 6-12 to 6-14 operands 6-9

addressing modes, indirect (continued) operation types 6-13 to 6-15 options 6-9 possible opcodes 6-13 to 6-15 overview 6-1 ADDS instruction 7-28 ADDT instruction 7-30 ADRK instruction 7-32 AND instruction 7-33 APAC instruction 7-36 ARAU (auxiliary register arithmetic unit) 2-9, 4-12 ARAU and related logic, block diagram 4-12 ARB (auxiliary register pointer buffer) 4-16 architecture, internal memory 2-5 to 2-7 arithmetic logic unit, central (CALU) 4-9 ARP (auxiliary register pointer) 4-16 auxiliary register arithmetic unit (ARAU), description 4-12 auxiliary register functions 4-14 auxiliary register instructions add short immediate value to current auxiliary register (ADRK) 7-32 branch if current auxiliary register not zero (BANZ) 7-40 compare current auxiliary register with AR0 (CMPR) 7-64 load specified auxiliary register (LAR) 7-79 modify auxiliary register pointer (MAR) 7-110 modify current auxiliary register (MAR) 7-110 store specified auxiliary register (SAR) 7-151 subtract short immediate value from current auxiliary register (SBRK) 7-153 auxiliary register pointer (ARP) 4-16, D-2 auxiliary register pointer buffer (ARB) 4-16, D-2 auxiliary register update (ARU) code 6-12 auxiliary registers 2-9 auxiliary registers (AR0-AR7) block diagram 4-12 current auxiliary register 6-9 role in indirect addressing 6-9 to 6-16 update code (ARU) 6-12 description 4-12 to 4-14 general uses for 4-14 instructions that modify content 6-16 next auxiliary register 6-11 used in indirect addressing 4-12

Β

B instruction 7-38 BACC instruction 7-39 BANZ instruction 7-40 BCND instruction 7-42 BIT instruction 7-44 bit-reversed indexed addressing 6-10, D-2 BITT instruction 7-46 BLDD instruction 7-48 block diagrams ARAU and related logic 4-12 arithmetic logic section of CPU 4-8 auxiliary registers (AR0–AR7) and ARAU 4-12 CPU (selected sections) 4-2 input scaling section of CPU 4-3 multiplication section of CPU 4-5 program-address generation 5-2 block move instructions block move from data memory to data memory (BLDD) 7-48 block move from program memory to data memory (BLPD) 7-53 BLPD instruction 7-53 Boolean logic instructions AND 7-33 CMPL (complement/NOT) 7-63 OR 7-128 XOR (exclusive OR) 7-192 BR signal 4-18 branch instructions branch conditionally (BCND) 7-42 branch if current auxiliary register not zero (BANZ) 7-40 branch to location specified by accumulator (BACC) 7-39 branch to NMI interrupt vector location (NMI) 7-123 branch to specified interrupt vector location (INTR) 7-70 branch to TRAP interrupt vector location (TRAP) 7-191 branch unconditionally (B) 7-38 call subroutine at location specified by accumulator (CALA) 7-57 call subroutine conditionally (CC) 7-59 call subroutine unconditionally (CALL) 7-58 conditional, overview 5-11

branch instructions (continued) return conditionally from subroutine (RETC) 7-142 return unconditionally from subroutine (RET) 7-141 unconditional, overview 5-8 branches, calls, and returns 5-8 buffered signals, JTAG C-10 buffering C-10 bus devices C-4 bus protocol in emulator system C-4 buses data read bus (DRDB) 2-4 data write bus (DWEB) 2-4 data-read address bus (DRAB) 2-4 data-write address bus (DWAB) 2-4 program address bus (PAB) 2-4 used in program-memory address generation 5-3 program read bus (PRDB) 2-4

С

'C24x, features, emulation 2-10 C (carry bit) affected during SFL and SFR instructions 7-156 to 7-158 definition 4-16 involved in accumulator events 4-10 used during ROL and ROR instructions 7-143 to 7-145 cable, target system to emulator C-1 to C-25 cable pod C-5, C-6 CALA instruction 7-57 CALL instruction 7-58 call instructions call subroutine at location specified by accumulator (CALA) 7-57 call subroutine conditionally (CC) 7-59 call subroutine unconditionally (CALL) 7-58 conditional, overview 5-12 unconditional, overview 5-8 CALU (central arithmetic logic unit) definition D-3 description 4-9 CALU (central atithmetic logic unit) 2-8 carry bit (C) affected during SFL and SFR instructions 7-156 to 7-158

carry bit (C) (continued) definition 4-16 involved in accumulator events 4-10 used during ROL and ROR instructions 7-143 to 7-145 CC instruction 7-59 central arithmetic logic section of CPU 4-8 CHAR LEN2-0 bits 5-18, 5-19 character length 5-18, 5-19 CLKOUT1 signal, definition D-3 CLRC instruction 7-61 CMPL instruction 7-63 CMPR instruction 7-64 CNF (DARAM configuration bit) 3-5, 4-16 codec, definition D-3 conditional instructions 5-10 to 5-13 conditional branch 5-11 to 5-13 conditional call 5-12 to 5-13 conditional return 5-12 to 5-13 conditions that may be tested 5-10 stabilization of conditions 5-11 using multiple conditions 5-10 configuration global data memory 3-9 multiprocessor C-13 program memory 3-5 connector 14-pin header C-2 dimensions, mechanical C-14 DuPont C-2 control bits CHAR LEN2-0 5-18, 5-19 PARITY ENABLE 5-18 STOP BITS 5-18 CPU accumulator 4-9 arithmetic logic section 4-8 auxiliary register arithmetic unit (ARAU) 4-12 block diagram (partial) 4-2 CALU (central arithmetic logic unit) 4-9 central arithmetic logic unit (CALU) 4-9 definition D-4 input scaling section/input shifter 4-3 multiplication section 4-5 output shifter 4-11 overview 2-8

CPU (continued) product shifter 4-6 product shift modes 4-7 program control 2-10 status registers ST0 and ST1 4-15 CPU interrupt registers 5-17 current auxiliary register 6-9 add short immediate value to (ADRK instruction) 7-32 branch if not zero (BANZ instruction) 7-40 compare with AR0 (CMPR instruction) 7-64 increment or decrement (MAR instruction) 7-110 role in indirect addressing 6-9 to 6-16 subtract short immediate value from (SBRK instruction) 7-153 update code (ARU) 6-12

D

D0–D15 (external data bus), definition D-4 DARAM 2-5 DARAM configuration bit (CNF) 4-16 data memory 3-2 data page pointer (DP) 4-16 global data memory 3-9 local data memory 3-6 off-chip 3-8 on-chip 3-8 on-chip registers 3-7 data page 0 address map 3-7 on-chip registers 3-7 RAM block B2 (scratch-pad RAM) 3-7 data page pointer (DP) caution about initializing DP 6-5 definition 4-16 load (LDP instruction) 7-82 role in direct addressing 6-4 data read bus (DRDB) 2-4 data write bus (DWEB) 2-4 data-read address bus (DRAB) 2-4 data-scaling shifter at input of CALU 4-3 at output of CALU 4-11 data-write address bus (DWAB) 2-4 diagnostic applications C-24

dimensions 12-pin header C-20 14-pin header C-14 mechanical, 14-pin header C-14 direct addressing description 6-4 examples 6-6 figure 6-5 opcode format 6-5 to 6-7 role of data page pointer (DP) 6-4 divide (SUBC instruction) 7-179 DMOV instruction 7-65 DP (data page pointer) caution about initializing DP 6-5 definition 4-16 load (LDP instruction) 7-82 role in direct addressing 6-4 DRAB (data-read address bus) 2-4 DRDB (data read bus) 2-4 DS signal 4-18 dual-access RAM 2-5 dual-access RAM (DARAM) D-4 DuPont connector C-2 DWAB (data-write address bus) 2-4 DWEB (data write bus) 2-4

Ε

EMU0/1 configuration C-21, C-23, C-24 emulation pins C-20 IN signals C-21 rising edge modification C-22 EMU0/1 signals C-2, C-3, C-6, C-7, C-13, C-18 emulation configuring multiple processors C-13 JTAG cable C-1 pins C-20 serial-scan 2-10 timing calculations C-7 to C-9, C-18 to C-26 using scan path linkers C-16 emulation timing C-7 emulator cable pod C-5 connection to target system, JTAG mechanical dimensions C-14 to C-25 designing the JTAG cable C-1

emulator (continued) emulation pins C-20 pod interface C-5 pod timings C-6 signal buffering C-10 to C-13 target cable, header design C-2 to C-3 enabling, parity 5-18 enhanced instructions A-5 external memory interface module 2-7 external memory interface timings 4-18



features, emulation 2-10 flow charts, TMS320 ROM code procedural B-2

G

global data memory 3-2, 3-9
configuration 3-9
global memory allocation register (GREG) 3-9
global memory allocation register (GREG) 3-7, 3-9
GREG 3-7, 3-9



header 14-pin C-2 dimensions, 14-pin C-2

I/O space, instructions transfer data from data memory to I/O space (OUT) 7-131 transfer data from I/O space to data memory (IN) 7-68 I/O space memory 3-11 IDLE instruction 7-67 IEEE 1149.1 specification, bus slave device rules C-4 IFR 3-7, 5-17 to 5-20 immediate addressing 6-2 IMR 3-7, 5-19 to 5-20 IN instruction 7-68 indirect addressing description 6-9 effects on auxiliary register pointer (ARP) 6-13 to 6-15

indirect addressing (continued) effects on current auxiliary register 6-13 to 6-15 examples 6-14 modifying auxiliary register content 6-16 opcode format 6-12 to 6-14 operands 6-10 operation types 6-13 to 6-15 options 6-9 possible opcodes 6-13 to 6-15 input scaling section of CPU 4-3 input shifter 2-8, 4-3 input/output (I/O) space 3-2 instruction register (IR), definition D-7 instructions 7-1 to 7-19 Boolean logic AND 7-33 CMPL (complement/NOT) 7-63 OR 7-128 XOR (exclusive OR) 7-192 compared with those of other TMS320 devices A-1 to A-36 conditional 5-10 to 5-13 branch (BCND) 7-42 call (CC) 7-59 conditions that may be tested 5-10 return (RETC) 7-142 stabilization of conditions 5-11 using multiple conditions 5-10 CPU halt until hardware interrupt (IDLE) 7-67 delay/no operation (NOP) 7-124 descriptions 7-19 how to use 7-12 enhanced A-5 idle until hardware interrupt (IDLE) 7-67 interrupt branch to NMI interrupt vector location (NMI) 7-123 branch to specified interrupt vector location (INTR) 7-70 branch to TRAP interrupt vector location (TRAP) 7-191 negate accumulator (NEG) 7-121 no operation (NOP) 7-124 normalize (NORM) 7-125 OR 7-128 power down until hardware interrupt (IDLE) 7-67 repeat next instruction n times description (RPT) 7-145 introduction 5-14

instructions (continued) stack pop top of stack to data memory (POPD) 7-136 pop top of stack to low accumulator bits (POP) 7-134 push data memory value onto stack (PSHD) 7-138 push low accumulator bits onto stack (PUSH) 7-140 status registers ST0 and ST1 clear control bit (CLRC) 7-61 load (LST) 7-86 load data page pointer (LDP) 7-82 modify auxiliary register pointer (MAR) 7-110 set control bit (SETC) 7-154 set product shift mode (SPM) 7-166 store (SST) 7-171 summary 7-2 to 7-11 test bit specified by TREG (BITT) 7-46 test specified bit (BIT) 7-44 INT1 interrupt priority 5-15 vector location 5-15 INT10 interrupt, vector location 5-16 INT11 interrupt, vector location 5-16 INT12 interrupt, vector location 5-16 INT13 interrupt, vector location 5-16 INT14 interrupt, vector location 5-16 INT15 interrupt, vector location 5-16 INT16 interrupt, vector location 5-16 INT2 interrupt priority 5-15 vector location 5-15 INT20 interrupt, vector location 5-16 INT21 interrupt, vector location 5-16 INT22 interrupt, vector location 5-16 INT23 interrupt, vector location 5-16 INT24 interrupt, vector location 5-16 INT25 interrupt, vector location 5-16 INT26 interrupt, vector location 5-16 INT27 interrupt, vector location 5-16 INT28 interrupt, vector location 5-16 INT29 interrupt, vector location 5-16 INT3 interrupt priority 5-15 vector location 5-15 INT30 interrupt, vector location 5-16

INT31 interrupt, vector location 5-16 INT8 interrupt, vector location 5-15 to 5-17 INT9 interrupt, vector location 5-16 internal memory dual-access RAM 2-5 organization 2-5 interrupt definitions D-7 interrupt mode bit (INTM) 4-16 maskable interrupt, interrupt mode bit (INTM) 4-16 interrupt flag register (IFR) 3-7, 5-17 to 5-20 interrupt latency, definition D-8 interrupt mask register (IMR) 3-7, 5-19 to 5-20 interrupt mode bit (INTM) 4-16 interrupt service routines (ISRs), definition D-8 interrupts 5-15 hardware, priorities, 'C24x 5-15, 5-16 IMR register 5-19 interrupt mask register 5-19 masking, interrupt mask register (IMR) 5-19 to 5-20 pending, interrupt flag register (IFR) 5-17 to 5-20 INTM (interrupt mode bit) 4-16 INTR instruction 7-70 introduction accumulator 2-8 ARAU (auxiliary register arithmetic unit) 2-9 auxiliary registers 2-9 CALU (central arithmetic logic unit) 2-8 multiplier 2-9 registers 2-9 scaling shifters 2-8 shifters 2-8 IR (instruction register), definition D-7 IS signal 4-18 ISR (interrupt service routine), definition D-8

J

JTAG C-16 JTAG emulator buffered signals C-10 connection to target system C-1 to C-25 no signal buffering C-10

LACC instruction 7-71 LACL instruction 7-74 LACT instruction 7-77 LAR instruction 7-79 latch phase of CPU cycle D-9 LDP instruction 7-82 local data memory 3-6 logic instructions AND 7-33 CMPL (complement/NOT) 7-63 OR 7-128 XOR (exclusive OR) 7-192 logic phase of CPU cycle D-9 long immediate addressing 6-2 LPH instruction 7-84 LR signal 4-18 LST instruction 7-86 LT instruction 7-90 LTA instruction 7-92 LTD instruction 7-94 LTP instruction 7-97 LTS instruction 7-99

Μ

MAC instruction 7-101 MACD instruction 7-105 MAR instruction 7-110 memory address map, data page 0 3-7 buses 3-2 configuration data 3-8 global data memory 3-9 to 3-10 off-chip data memory 3-8 on-chip data memory 3-8 data page pointer (DP) 4-16 dual-access RAM 2-5 external memory interface timings 4-18 global data memory 3-9 to 3-10 address generation 3-11 I/O space 3-11 local data 3-6 to 3-8 on-chip, advantages 3-2 organization 2-5, 3-2

memory (continued) program 3-4 to 3-5 program memory address generation logic 5-2 address sources 5-3 segments 3-2 total address range 3-1 memory instructions block move from data memory to data memory (BLDD) 7-48 block move from program memory to data memory (BLPD) 7-53 move data after add PREG to accumulator, load TREG, and multiply (MACD) 7-105 move data to next higher address in data memory (DMOV) 7-65 move data, load TREG, and add PREG to accumulator (LTD) 7-94 store long immediate value to data memory (SPLK) 7-164 table read (TBLR) 7-185 table write (TBLW) 7-188 transfer data from data memory to I/O space (OUT) 7-131 transfer data from I/O space to data memory (IN) 7-68 transfer word from data memory to program memory (TBLW) 7-188 transfer word from program memory to data memory (TBLR) 7-185 memory maps for 'C24x controllers 3-3 microstack (MSTACK) 5-3, 5-6 MP/MC pin 3-5 MPY instruction 7-112 MPYA instruction 7-115 MPYS instruction 7-117 MPYU instruction 7-119 MSTACK (microstack) 5-3, 5-6 multiplication section of CPU 4-5 multiplier 2-9 description 4-5 multiply instructions multiply (include load to TREG) and accumulate previous product (MAC) 7-101 multiply (include load to TREG), accumulate previous product, and move data (MACD) 7-105 multiply (MPY) 7-112

multiply instructions (continued)
multiply and accumulate previous product (MPYA) 7-115
multiply and subtract previous product (MPYS) 7-117
multiply unsigned (MPYU) 7-119
square specified value after accumulating previous product (SQRA) 7-167
square specified value after subtracting previous product from accumulator (SQRS) 7-169

Ν

NEG instruction 7-121 next auxiliary register 6-11 next program address register (NPAR) definition D-10 shown in figure 5-2 NMI instruction 7-123 vector location 5-16 NMI interrupt, vector location 5-16 NOP instruction 7-124 NORM instruction 7-125 NPAR (next program address register) definition D-10 shown in figure 5-2

0

off-chip memory, configuration, data 3-8 on-chip memory advantages 3-2 configuration 3-8 on-chip RAM, dual-access 2-5 on-chip ROM B-1 opcode format direct addressing 6-5 immediate addressing 6-2 indirect addressing 6-12 OR instruction 7-128 OUT instruction 7-131 output modes external count C-20 signal event C-20 output shifter 2-8, 4-11 OV (overflow flag bit) 4-16

overflow in accumulator detecting (OV bit) 4-16 enabling/disabling overflow mode (OVM bit) 4-17 overflow mode bit (OVM) 4-17 effects on accumulator 4-10

Ρ

PAB (program address bus) 2-4 used in program-memory address generation 5-3 PAC instruction 7-133 pages of data memory, figure 6-4 PAL C-21, C-22, C-24 PAR (program address register) definition D-11 shown in figure 5-2 PARITY ENABLE bit 5-18 PC (program counter) 5-4 description 5-4 loading 5-4 shown in figure 5-2 pipeline, operation 5-7 PM (product shift mode bits) 4-17 POP 5-5 POP instruction 7-134 pop operation (diagram) 5-6 POPD 5-5 POPD instruction 7-136 PRDB (program read bus) 2-4 PREG (product register) 2-9, 4-6 PREG instructions add PREG to accumulator (APAC) 7-36 add PREG to accumulator and load TREG (LTA) 7-92 add PREG to accumulator and multiply (MPYA) 7-115 add PREG to accumulator and square specified value (SQRA) 7-167 add PREG to accumulator, load TREG, and move data (LTD) 7-94 add PREG to accumulator, load TREG, and multiply (MAC) 7-101 add PREG to accumulator, load TREG, multiply, and move data (MACD) 7-105

PREG instructions (continued) load high bits of PREG (LPH) 7-84 set PREG output shift mode (SPM) 7-166 store high word of PREG to data memory (SPH) 7-160 store low word of PREG to data memory (SPL) 7-162 store PREG to accumulator (PAC instruction) 7-133 store PREG to accumulator and load TREG (LTP) 7-97 subtract PREG from accumulator (SPAC) 7-159 subtract PREG from accumulator and load TREG (LTS) 7-99 subtract PREG from accumulator and multiply (MPYS) 7-117 subtract PREG from accumulator and square specified value (SQRS) 7-169 product register (PREG) 4-6 product shift mode bits (PM) 4-17 product shift modes 4-7 product shifter 2-8, 4-6 program address bus (PAB) 2-4 used in program-memory address generation 5-3 program address register (PAR) definition D-11 shown in figure 5-2 program control 2-10 program control features address generation, program memory 5-2 branch instructions conditional 5-11 unconditional 5-8 call instructions conditional 5-12 unconditional 5-8 conditional instructions 5-10 to 5-13 conditions that may be tested 5-10 to 5-13 stabilization of conditions 5-11 to 5-13 using multiple conditions 5-10 pipeline operation 5-7 program counter (PC) 5-4 loading 5-4 repeating a single instruction 5-14 return instructions conditional 5-12 unconditional 5-9

program control features (continued) stack 5-4 status registers ST0 and ST1 4-15 bits 4-15 program counter (PC) 5-3, 5-4 description 5-4 loading 5-4 shown in figure 5-2 program memory 3-2, 3-4 address generation logic 5-2 microstack (MSTACK) 5-6 program counter (PC) 5-4 stack 5-4 address sources 5-3 configuration 3-5 program memory maps for 'C24x 3-4 program read bus (PRDB) 2-4 program-address generation (diagram) 5-2 protocol, bus, in emulator system C-4 PS signal 4-18 PSHD 5-5 PSHD instruction 7-138 PUSH 5-5 PUSH instruction 7-140 push operation (diagram) 5-5

R

R/W pin 4-19 R/W signal 4-18 RAM, dual-access on-chip 2-5 RD signal 4-18 read/write timings 4-18 registers auxiliary registers 2-9 current auxiliary register 6-12 auxiliary registers (AR0-AR7) current auxiliary register 6-9 next auxiliary register 6-11 interrupt flag register (IFR) 5-17 to 5-20 interrupt mask register (IMR) 5-19 to 5-20 mapped to data page 0 3-7 status registers ST0 and ST1 4-15 repeat (RPT) instruction description 7-145 introduction 5-14 repeat counter (RPTC) 5-3, 5-14

repeating a single instruction 5-14 reset priority 5-15 vector location 5-15 RET instruction 7-141 RETC instruction 7-142 return instructions conditional. overview 5-12 return conditionally from subroutine (RETC) 7-142 return unconditionally from subroutine (RET) 7-141 unconditional, overview 5-9 ROL instruction 7-143 ROM, customized B-1 to B-4 ROM codes, submitting to Texas Instruments B-1 to B-4 ROR instruction 7-144 RPT instruction 7-145 RPTC (repeat counter) 5-3, 5-14 RS priority 5-15 vector location 5-15 run/stop operation C-10 RUNB, debugger command C-20 to C-24 RUNB_ENABLE, input C-22

S

SACH instruction 7-147 SACL instruction 7-149 SAR instruction 7-151 SARAM (single-access RAM), definition D-13 SBRK instruction 7-153 scaling shifters 2-8 input shifter 4-3 output shifter 4-11 product shifter 4-6 product shift modes 4-7 scan path linkers C-16 secondary JTAG scan chain to an SPL C-17 suggested timings C-22 usage C-16 scan paths, TBC emulation connections for JTAG scan paths C-25 serial-scan emulation 2-10 SETC instruction 7-154

SFL instruction 7-156 SFR instruction 7-157 shifters 2-8 input shifter 4-3 output shifter 4-11 product shifter 4-6 product shift modes 4-7 short immediate addressing 6-2 signal descriptions, 14-pin header C-3 signals buffered C-10 buffering for emulator connections C-10 to C-13 description, 14-pin header C-3 timing C-6 sign-extension mode bit (SXM) definition 4-17 effect on CALU (central arithmetic logic unit) 4-9 effect on input shifter 4-4 single-access RAM (SARAM), definition D-13 slave devices C-4 SPAC instruction 7-159 SPH instruction 7-160 SPL instruction 7-162 SPLK instruction 7-164 SPM instruction 7-166 SQRA instruction 7-167 SQRS instruction 7-169 SST instruction 7-171 stack 5-3, 5-4 pop top of stack to data memory (POPD instruction) 7-136 pop top of stack to low accumulator bits (POP instruction) 7-134 push data memory value onto stack (PSHD instruction) 7-138 push low accumulator bits onto stack (PUSH instruction) 7-140 status registers ST0 and ST1 bits 4-15 clear control bit (CLRC instruction) 7-61 introduction 4-15 load (LST instruction) 7-86 load data page pointer (LDP instruction) 7-82 modify auxiliary register pointer (MAR instruction) 7-110

status registers ST0 and ST1 (continued) set control bit (SETC instruction) 7-154 set product shift mode (SPM instruction) 7-166 store (SST instruction) 7-171 stop bits (1 or 2) 5-18 STRB signal 4-18 SUB instruction 7-173 SUBB instruction 7-177 SUBC instruction 7-179 SUBS instruction 7-181 SUBT instruction 7-183 SXM (sign-extension mode bit) definition 4-17 effect on CALU (central arithmetic logic unit) 4-9 effect on input shifter 4-4

Т

target cable C-14 target system, connection to emulator C-1 to C-25 target system emulator connector, designing C-2 target-system clock C-12 TBLR instruction 7-185 TBLW instruction 7-188 TC (test/control flag bit) 4-17 response to accumulator event 4-10 response to auxiliary register compare 4-14 TCK signal C-2 to C-7, C-13, C-17, C-18, C-25 TDI signal C-2 to C-8, C-13, C-18 TDO signal C-4, C-5, C-8, C-19, C-25 temporary register (TREG) 4-6 test bus controller C-22, C-24 test clock C-12 diagram C-12 test/control flag bit (TC) 4-17 response to accumulator event 4-10 response to auxiliary register compare 4-14 timing, external memory interface 4-18 timing calculations C-7 to C-9, C-18 to C-26 TMS signal C-2 to C-8, C-13, C-17 to C-19, C-25 TMS/TDI inputs C-4 TMS320 family 1-2 to 1-6 advantages 1-2 development 1-2 history 1-2 overview 1-2

TMS320 ROM code procedure, flow chart B-2 TMS320C1x/C2x/C2xx/C5x instruction set comparisons A-1 to A-36 TMS320C24x, features, emulation 2-10 TRAP instruction 7-191 vector location 5-16 TREG (temporary register) 2-9, 4-6 **TREG** instructions load accumulator using shift specified by TREG (LACT) 7-77 load TREG (LT) 7-90 load TREG and add PREG to accumulator (LTA) 7-92 load TREG and store PREG to accumulator (LTP) 7-97 load TREG and subtract PREG from accumulator (LTS) 7-99 load TREG, add PREG to accumulator, and move data (LTD) 7-94 load TREG, add PREG to accumulator, and multiply (MAC) 7-101 load TREG, add PREG to accumulator, multiply, and move data (MACD) 7-105

TRST signal C-2, C-3, C-6, C-7, C-13, C-17, C-18, C-25



unconditional instructions unconditional branch 5-8 unconditional call 5-8 unconditional return 5-9



wait states, definition D-15



XF bit (XF pin status bit) 4-17 XOR instruction 7-192



ZALR instruction 7-195