

32

RH850G3K

User's Manual: Software

Renesas microcontroller RH850 Family

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics

Rev.1.20 Apr, 2016

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

How to Use This Manual

Target and Readers	This manual is intended for users who wish to understand the RH850G3K software and design application systems using these products.		
Conventions	Data significance: Active low representation: Memory map address:	Higher digits on the left and lower digits on the right xxx (overscore over pin or signal name) Higher addresses on the top and lower addresses on the bottom	
	Note: Caution: Remark: Numeric representation:	Footnote for item marked with Note in the text Information requiring particular attention Supplementary information Binary xxxx or xxxxB Decimal xxxx Hexadecimal xxxxH	
	Prefix indicating power of 2 (address space, memory capacity): K (kilo): $2^{10} = 1,024$ M (mega): $2^{20} = 1,024^2$ G (giga): $2^{30} = 1,024^3$		

Table of Contents

CHAPTE	R 1 OVERVIEW	7
1.1	Features of the RH850G3K	7
1.2	Changes from the V850E2M	8
		0
	R 2 PROCESSOR MODEL CPU Operating Modes	
2.1		
	2.1.1 Definition of CPU Operating Modes	
	2.1.2 CPU Operating Mode Transition	
	2.1.3 CPU Operating Modes and Privileges	
2.2	Instruction Execution	
2.3	Exceptions and Interrupts	
	2.3.1 Types of Exceptions	
	2.3.2 Exception Level	
2.4	Coprocessors	
2.5	Registers	
	2.5.1 Program Registers	
	2.5.2 System Registers	18
	2.5.3 Register Updating	19
	2.5.4 Accessing Undefined Registers	21
2.6	Data Types	22
	2.6.1 Data formats	22
	2.6.2 Data Representation	24
	2.6.3 Data Alignment	
2.7	Address Space	
	2.7.1 Memory Map	
	2.7.2 Instruction Addressing	
	2.7.3 Data Addressing	
2.8	Acquiring the CPU Number	
2.9	System Protection Identifier	
2.0		
CHAPTE	R 3 REGISTER SET	
3.1	Program Registers	
	3.1.1 General-Purpose Registers	
	3.1.2 PC — Program Counter	40
3.2	Basic System Registers	41
3.3	Interrupt Function Registers	71
	3.3.1 Interrupt Function System Registers	71
3.4	FPU Function Registers	76
3.5	MPU Function Registers	77
	3.5.1 MPU Function System Registers	77
3.6	Cache Operation Function Registers	
3.7	Data Buffer Operation Registers	89
	R 4 EXCEPTIONS AND INTERRUPTS	
4.1	Outline of Exceptions	
	4.1.1 Exception Cause List	
	4.1.2 Overview of Exception Causes	
	4.1.3 Types of Exceptions	94
	4.1.4 Exception Acknowledgment Conditions and Priority Order	
	4.1.5 Interrupt Exception Priority and Priority Masking	97
	4.1.6 Return and Restoration	100
	4.1.7 Context Saving	

4.2	Operation When Acknowledging an Exception			
	4.2.1 Special Operations			
4.3	Return from Exception Handling			
4.4	Exception Management			
4.5	Exception Handler Address			
	4.5.1 Resets, Exceptions, and Interrupts			
	4.5.2 System Calls			
	4.5.3 Models for Application	114		
CHAPTE	R 5 MEMORY MANAGEMENT	117		
5.1	Memory Protection Unit (MPU)			
	5.1.1 Features			
	5.1.2 MPU Operation Settings			
	5.1.3 Protection Area Settings			
	5.1.4 Caution Points for Protection Area Setup			
	5.1.5 Access Control			
	5.1.6 Violations and Exceptions			
	5.1.7 Memory Protection Setting Check Function			
5.2	Cache			
5.3	Mutual Exclusion			
	5.3.1 Shared Data that does not Require Mutual Exclusion Processing			
	5.3.2 Performing Mutual Exclusion by Using the LDL.W and STC.W Instructi	ons 128		
	5.3.3 Performing Mutual Exclusion by Using the SET1 Instruction			
	5.3.4 Performing Mutual Exclusion by Using the CAXI Instruction			
5.4	Synchronization Function	131		
СПУDIE	R 6 INSTRUCTION	100		
6.1	Opcodes and Instruction Formats			
0.1	6.1.1 CPU Instructions			
	6.1.2 Coprocessor Instructions			
	6.1.3 Reserved Instructions			
6.2		138		
0.2				
0.2	Basic Instructions	139		
0.2	Basic Instructions 6.2.1 Overview of Basic Instructions	139 139		
6.3	Basic Instructions	139 139 144		
-	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions			
-	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions			
6.3	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set			
6.3 CHAPTE	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set ER 7 RESET			
6.3	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set			
6.3 CHAPTE 7.1	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set ER 7 RESET	139 139 144 284 284 284 284 284 284 287 287		
6.3 CHAPTE 7.1	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set ER 7 RESET Status of Registers after Reset DIX A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS	139 139 144 284 284 284 284 284 287 287 287		
6.3 CHAPTE 7.1 APPEND	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set ER 7 RESET Status of Registers after Reset DIX A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS	139 139 144 284 284 284 284 284 287 287 287 288 288		
6.3 CHAPTE 7.1 APPEND APPEND	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set 6.3.2 Cache Instruction Set Status of Registers after Reset Status of Registers after Reset DIX A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS DIX B NUMBER OF INSTRUCTION EXECTUION CLOCKS Number of G3K Instruction Execution Clocks	139 139 144 284 284 284 284 284 287 287 287 287 288 289 290		
6.3 CHAPTE 7.1 APPEND B.1	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set 6.3.2 Cache Instruction Set Status of Registers after Reset Status of Registers after Reset DIX A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS DIX B NUMBER OF INSTRUCTION EXECTUION CLOCKS Number of G3K Instruction Execution Clocks DIX C REGISTER INDEX	139 139 144 284 284 284 284 287 287 287 287 288 289 290 294		
6.3 CHAPTE 7.1 APPEND B.1 APPEND APPEND	Basic Instructions 6.2.1 Overview of Basic Instructions 6.2.2 Basic Instruction Set Cache Instructions 6.3.1 Overview of Cache Instructions 6.3.2 Cache Instruction Set 6.3.2 Cache Instruction Set Status of Registers after Reset Status of Registers after Reset DIX A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS DIX B NUMBER OF INSTRUCTION EXECTUION CLOCKS Number of G3K Instruction Execution Clocks DIX C REGISTER INDEX	139 139 144 284 284 284 284 287 287 287 288 289 290 290 294 295		

CHAPTER 1 OVERVIEW

1.1 Features of the RH850G3K

The RH850G3K features backward compatibility with the instruction set for the 32-bit RISC microcontroller V850 Series. The RH850G3K provides basic functions for multi-core systems, such as exclusive control between multiple cores. **Table 1-1** shows the features of the RH850G3K.

Item	Features
CPU	High performance 32-bit architecture for embedded control
	32-bit internal data bus
	Thirty-two 32-bit general-purpose registers
	 RISC type instruction set (backward compatible with V850, V850E1, and V850E2)
	Long/short type load/store instructions
	Three-operand instructions
	Instruction set based on C
	CPU operating modes
	User mode and supervisor mode
	Address space: 128-Mbyte linear space for both data and instructions
Coprocessor	• The product does not have a coprocessor.
Exceptions/interrupts	Number of scalable interrupt channels
	 8-level interrupt priority that can be specified for each channel
	 Vector selection method that can be selected according to performance requirements and the amount of consumed memory
	Direct branch method exception vector (direct vector method)
	Address-table-referencing indirect branch method exception vector (table reference method)
	 Support for high-speed context backup and restoration processing on interrupt by using dedicated instructions (PUSHSP, POPSP)
Memory management	A memory protection unit (MPU) can be installed.
Caches	The product does not have a cache.

Table 1-1 Features of the RH850G3K



1.2 Changes from the V850E2M

Item	Changes			
CPU	Defined CPU operating modes			
	Changed the system registers from the bank selection method to the group specification method			
	The instruction addressing range is 128 Mbytes			
	Introduced CPU operating modes			
	User mode and supervisor mode			
	Introduced a CPU virtualization support function			
	Added new instructions			
	LDL.W (handled as LD.W), STC.W (handled as ST.W), BINS, ROTL, LD.DW, ST.DW			
	High-functional branch instructions			
	Bcond disp17, JARL[reg1], reg3, LOOP reg1, disp16			
Exceptions/interrupts	Changed the vector selection method			
	Added new exceptions			
Coprocessor	The product does not have a coprocessor.			
Memory	Permitted requests to access the memory when a memory protection violation is detected			
management				

Table 1-2 Changes from the V850E2M



CHAPTER 2 PROCESSOR MODEL

This CPU defines a processor model that has basic operation functions, registers, and an exception management function. This section describes the unique features of the processor model of this CPU.

2.1 CPU Operating Modes

This CPU has defines two operating statuses of the supervisor mode (SV) and the user mode (UM). Whether the system is in supervisor mode or user mode is indicated by the UM bit in the PSW register.

 Supervisor mode (PSW.UM = 0): 	All hardware functions can be managed or used.
• User mode (PSW.UM = 1):	The usable hardware functions are restricted.

The usable hardware functions are restricted.

2.1.1 Definition of CPU Operating Modes

(1) Supervisor mode (SV)

All hardware functions can be managed or used in this mode. The system always starts up in supervisor mode after the end of reset processing.

(2) User mode (UM)

This operating mode makes up a pair with the supervisor mode. In user mode, address spaces to which access is permitted by the supervisor and the system registers defined as user resources can be used. Supervisor-privileged instructions cannot be executed and result in exceptions if they are.

Restriction in user mode (PSW.UM = 1)

 Privileged instruction violations due to SV-privileged-instruction operating restrictions (→ PIE exceptions)

For details about privileged-instruction operating restrictions, see 2.1.3 CPU Operating Modes and Privileges.



2.1.2 CPU Operating Mode Transition

The CPU operating mode changes due to three events.

(1) Change due to acknowledging an exception

When an exception is acknowledged, the CPU operating mode changes to the mode specified for the exception.

(2) Change due to a return instruction

When a return instruction is executed, the PSW value is restored according to the value of the corresponding bit backed up to EIPSW and FEPSW.

(3) Change due to a system register instruction

The CPU operating mode changes when an LDSR instruction is used to directly overwrite the PSW operating mode bits.

Cautions 1. In supervisor mode, the LDSR instruction can be used to directly change the value of the PSW.UM bit, but system-register-related hazards are defined in the hardware specifications. For the change of this bit, it is recommended to use a return instruction to avoid PSW-register-related hazards.

2. In user mode, the CPU operating mode cannot be changed because the higher 31 to 5 bits of the PSW register cannot be overwritten. The CPU operating mode might be changed in supervisor mode, but system register access-related hazards are defined in the hardware specifications. For the change of this bit, it is recommended to use a return instruction to avoid PSW-register-related hazards.



2.1.3 CPU Operating Modes and Privileges

In this CPU, the usable functions can be restricted according to usage permission settings for specific resources and the CPU operating mode. Specification instructions (including instructions that update specific system registers) can only be executed in the defined operating mode. The permissions necessary to execute these specification instructions are called "privileges" below. In operating modes that do not have privileges, these instructions are not executed and exceptions occur.

This CPU defines the following two types of privileges (and usage permission).

• Supervisor (SV) privilege:

Important system resources operation, fatal error processing, privilege necessary for user-mode program execution management Permissions necessary to use a coprocessor

• Coprocessor use permissions:



Figure 2-1 CPU Operating Modes and Privileges



(1) Supervisor privilege (SV privilege)

The privilege necessary to perform the operation for important system resources, fatal error processing, and usermode program execution management is called the supervisor privilege (SV privilege). This privilege is available in supervisor mode. The SV privilege is generally necessary to execute instructions used to perform the operation for important system resources, and these instructions are sometimes called SV privileged instructions.

(2) Coprocessor use permissions

This CPU does not have a coprocessor, so the CU bits (bits for setting permission to use the coprocessor) in the PSW cannot be set to 1.

Attempting execution of a coprocessor instruction or access to a coprocessor system register leads to a coprocessor unusable exception.



(3) Operation when there is a privilege violation

When an attempt is made to execute a privileged instruction by someone who does not have the required privilege, a PIE exception or UCPOP exception occurs. **Table 2-1** shows the relationships between the operating mode, usage permission status, and whether instructions can be executed.

	PSW				
	UM	CU2	CU1	CU0	Whether Operation is Possible
SV privileged instruction	0	—	—	—	Possible
	1	_	_	—	Not possible/PIE exception
Coprocessor instruction 1 ^{Note}	—	_	_	1	Possible
(PSW.CU0 bit)	—	_	_	0	Not possible/UCPOP exception
Coprocessor instruction 2 ^{Note}	_	_	1	—	Possible
(PSW.CU1 bit)	—	_	0	—	Not possible/UCPOP exception
Coprocessor instruction 3 ^{Note}	_	1	_	_	Possible
(PSW.CU2 bit)	—	0	_	—	Not possible/UCPOP exception
Instructions other than the above (user instructions)	_	_	_	_	Possible



Note This includes the LDSR/STSR instruction for the coprocessor system register.

Remark —: 0 or 1

Caution If a register whose access permission is defined as CUn or SV is accessed when CUn = 0 and UM = 0, a UCPOP exception occurs.



2.2 Instruction Execution

The instruction execution flow of this CPU is shown below.





If terminating exceptions can be acknowledged or if the execution privilege of the instruction is not satisfied, an exception occurs before the instruction is executed. If a resumable exception occurs during the execution of an instruction, the exception is acknowledged during execution of the instruction. In these cases, the result of instruction execution is not reflected in the registers or memory, and the CPU state before the instruction was executed is retained^{Note}. For a pending exception such as a software exception, the exception is acknowledged after the result of instruction execution execution is acknowledged.

Note The following instructions might cause intermediate results to be reflected in the memory. PREPARE, DISPOSE, PUSHSP, POPSP



2.3 Exceptions and Interrupts

Exceptions and interrupts are exceptional events that cause the program under execution to branch to another program.

Exceptions and interrupts are triggered by various sources, including interrupts from peripherals and program

abnormalities.

For details, see CHAPTER 4 EXCEPTIONS AND INTERRUPTS.

2.3.1 Types of Exceptions

This CPU divides exceptions into the following three types according to their purpose.

- Terminating exceptions
- Resumable exceptions
- Pending exceptions

(1) Terminating exceptions

This is an exception acknowledged by interrupting an instruction before its operation is executed. These exceptions include interrupts and imprecise exceptions.

Interrupts are generated by causes such as an interrupt or a hardware error and start up a program that is unrelated to the program currently executing. Imprecise exceptions are caused by instruction operation, but they do not start executing until the current instruction execution finishes; instead, they start executing during execution of the subsequent instruction.

(2) Resumable exceptions

This is an exception acknowledged during the execution of instruction operation before the execution is finished. Because this kind of an exception is correctly acknowledged without executing the next instruction, it is also called a precise exception.

Unlike terminating-type imprecise exceptions, precise exceptions occur during instruction execution and cause the execution of the instruction to stop. It is therefore possible to resume execution of the same instruction after the exception has been processed. By specifying settings appropriate for the exception handling by using a memory management or other function before resuming execution of the same instruction, complex memory management can be achieved while retaining consistency in the logical behavior of the program.

(3) Pending exceptions

This is an exception acknowledged after the execution of an instruction finishes as a result of executing the instruction operation. Pending exceptions include software exceptions.

Because pending exceptions are defined to occur as part of the normal operation of an instruction, unlike resumable-type exceptions, the instruction that caused the exception finishes normally and is not re-executed. These exceptions are mainly used as call gates for calls made by the management program.



2.3.2 Exception Level

In this CPU, if an exception with a high degree of urgency occurs while another exception is being processed, the urgent exception will be processed by priority. To make it possible to return to the interrupted exception handling after acknowledging the urgent exception, even if the context had not been saved to the memory, exception causes are managed in the following two hierarchical levels.

- El level exception
- FE level exception

El level exceptions are used for processing such as regular user processing, interrupt servicing, and OS processing. FE level exceptions are used to enable interrupts with a high degree of urgency for the system or exceptions from the memory management function that might occur during OS processing to be acknowledged even while an El level exception is being processed.



2.4 Coprocessors

This CPU does not have a coprocessor.



2.5 Registers

This CPU defines program registers (general-purpose registers and the program counter PC) and system registers for controlling the status and storing exception information.

2.5.1 Program Registers

The program registers include general-purpose registers (r0 to r31) and the program counter (PC).

Table 2-2 Program Registers				
gory	Access Permission	Name		

Category	Access Permission	Name
Program counter	UM	PC
General-purpose registers	UM	r0 to r31

Remark UM: User register. This register can always be accessed because no access permission is required.

2.5.2 System Registers

For details about program registers, see **3.1** Program Registers.

Г

Group numbers 0 to 3:	Registers related to basic functions
Group numbers 4 to 7:	Registers related to the memory management function
Group numbers 12 to 15:	Registers defined in the CPU hardware specifications
Group numbers 16 and later:	Reserved for future expansion

For details about system registers, see the relevant sections in CHAPTER 3 REGISTER SET.



2.5.3 Register Updating

There are several methods used to update registers. Normally, no particular restrictions apply when updating register by using an instruction. However, when updating registers by using the following instructions, some restrictions might apply, depending on the operating mode.

- LDSR
- STSR

(1) LDSR and STSR

The LDSR and STSR instructions can access all the system registers. However, If a system register is accessed without the proper permission, a PIE exception or UCPOP exception might occur. For details about the access permission for each register, see the description of system registers in CHAPTER 3 REGISTER SET. For details about behaviors when a privilege violation occurs, see 2.1.3 CPU Operating Modes and Privileges. Figure 2-3 shows the flow of executing the LDSR and STSR instructions.





Figure 2-3 Flow of Executing the LDSR and STSR Instructions

2.5.4 Accessing Undefined Registers

If a system register number without any register assigned is accessed or if an inaccessible register is accessed, the following results occur.

- Undefined registers are handled as having the SV permission. When they are accessed by an LDSR or STSR instruction in user mode (PSW.UM = 1), a PIE exception occurs.
- For a read operation, the read result is undefined. If the read value is used in a program, unexpected behaviors might occur.
- For a write operation, the write operation is ignored.
 However, writing to the following system register numbers is prohibited.
 Writing prohibited: [SR10, 1], [SR13, 1], [SR14, 1], [SR15, 1], [SR16, 1], [SR5, 2], [SR20, 5]



2.6 Data Types

2.6.1 Data formats

This CPU handles data in little endian format. This means that byte 0 of a halfword or a word is always the least significant (rightmost) byte.

The supported data format is as follows.

- Byte (8-bit data)
- Halfword (16-bit data)
- Word (32-bit data)
- Double-word (64-bit data)
- Bit (1-bit data)

(1) Byte

A byte is 8 consecutive bits of data that starts from any byte boundary. Numbers from 0 to 7 are assigned to these bits, with bit 0 as the LSB (least significant bit) and bit 7 as the MSB (most significant bit). The byte address is specified as "A".



(2) Halfword

A halfword is two consecutive bytes (16 bits) of data that starts from any byte boundary. Numbers from 0 to 15 are assigned to these bits, with bit 0 as the LSB and bit 15 as the MSB. The bytes in a halfword are specified using address "A", so that the two addresses comprise byte data of "A" and "A+1".





(3) Word

A word is four consecutive bytes (32 bits) of data that starts from any byte boundary. Numbers from 0 to 31 are assigned to these bits, with bit 0 as the LSB (least significant bit) and bit 31 as the MSB (most significant bit). A word is specified by address "A" and consists of byte data of four addresses: "A", "A+1", "A+2", and "A+3".



(4) Double-word

A double-word is eight consecutive bytes (64 bits) that start from any 4-byte boundary. Numbers from 0 to 63 are assigned to these bits, with bit 0 as the LSB and bit 63 as the MSB. A double-word is specified by address "A" and consists of byte data of eight addresses: "A", "A+1", "A+2", "A+3", "A+4", "A+5", "A+6", and "A+7".



(5) Bit

A bit is bit data at the nth bit within 8-bit data that starts from any byte boundary. Each bit is specified using its byte address "A" and its bit number "n" (n = 0 to 7).





2.6.2 Data Representation

(1) Integers

Integers are represented as binary values using 2's complement, and are used in one of four lengths: 64 bits, 32 bits, 16 bits, or 8 bits. Regardless of the length of an integer, its place uses bit 0 as the LSB, and this place gets higher as the bit number increases. Because this is a 2's complement representation, the MSB is used as a signed bit.

The integer ranges for various data lengths are as follows.

- Double-word (64 bits): -9,223,372,036,854,775,808 to +9,223,372,036,854,775,807
- Word (32 bits): -2,147,483,648 to +2,147,483,647
- Halfword (16 bits): -32,768 to +32,767
- Byte (8 bits): -128 to +127

(2) Unsigned integers

In contrast to "integers" which are data that can take either a positive or negative sign, "unsigned integers" are never negative integers. Like integers, unsigned integers are represented as binary values, and are used in one of four lengths: 64 bits, 32 bits, 16 bits, or 8 bits. Also like integers, the place of unsigned integers uses bit 0 as the LSB and gets higher as the bit number increases. However, unsigned integers do not use a sign bit. The unsigned integer ranges for various data lengths are as follows.

- Double-word (64 bits): 0 to 18,446,744,073,709,551,615
- Word (32 bits): 0 to 4,294,967,295
- Halfword (16 bits): 0 to 65,535
- Byte (8 bits): 0 to 255

(3) Bits

Bit data are handled as single-bit data with either of two values: cleared (0) or set (1). There are four types of bitrelated operations (listed below), which target only single-byte data in the memory space.

- Set
- Clear
- Invert
- Test



2.6.3 Data Alignment

The behavior when the result of address calculation is a misaligned address can be selected by using the MCTL.MA bit. If the MCTL.MA bit has been cleared to 0, a misaligned access exception (MAE) occurs. If the MCTL.MA bit has been set to 1, a misaligned access exception (MAE) does not occur and accessing the address is possible.

When the data to be processed is in halfword format, misaligned access indicates the access to an address that is not at the halfword boundary (where the address LSB = 0), and when the data to be processed is in word format, misaligned access indicates the access to an address that is not at the word boundary (where the lower two bits of the address = 0). For the double-word format only, a misaligned access exception does not occur when data is placed at the word boundary rather than the double-word boundary (where the lower 3 bits of the address = 0).

In addition, even if the MCTL.MA bit is set (1), the double-word access to an address other than the word boundary causes misaligned exception.

Cautions 1. The following instructions might possibly cause misaligned access. For details, see the relevant descriptions in CHAPTER 6 INSTRUCTION.

- LD.H, LD.HU, LD.W, LD.DW
- SLD.H, SLD.HU, SLD.W
- ST.H, ST.W, ST.DW
- SST.H, SST.W
- LDL.W, STC.W, CAXI
- 2. The following instructions do not cause misaligned access, because the address is rounded in the instruction specification when the alignment specification is incorrect.
 - PREPARE, DISPOSE
 - PUSHSP, POPSP
- 3. For some hardware specifications, a misaligned access exception does not occur and the hardware performs proper misaligned access. For details, see the hardware manual of the product used.









2.7 Address Space

This CPU supports a linear address space of up to 4 Gbytes. Both memory and I/O can be mapped to this address space (using the memory mapped I/O method). The CPU outputs a 32-bit address for memory and I/O, in which the highest address number is " $2^{32} - 1$ ".

The byte data placed at various addresses is defined with bit 0 as the LSB and bit 7 as the MSB. When the data is comprised of multiple bytes, it is defined so that the byte data at the lowest address is the LSB and the byte data at the highest address is the MSB (i.e., in little endian format).

This manual stipulates that, when representing data comprised of multiple bytes, the right edge must be represented as the lower address and the left side as the upper address, as shown below.



Figure 2-5 Address Space Byte Format



2.7.1 Memory Map

This CPU is 32-bit architecture and supports a linear address space of up to 4 Gbytes. The whole range of this 4-Gbyte address space can be addressed by instruction addressing (instruction access) and operand addressing (data access). A memory map is shown in **Figure 2-6**.







2.7.2 Instruction Addressing

The instruction address is determined based on the contents of the program counter (PC), and is automatically incremented according to the number of bytes in the executed instruction. When a branch instruction is executed, the addressing shown below is used to set the branch destination address to the PC.

(1) Relative addressing (PC relative)

Signed N-bit data (displacement: disp N) is added to the instruction code in the program counter (PC). In this case, displacement is handled as 2's complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another). The JARL, JR, and Bcond instructions are used with this type of addressing.







(2) Register addressing (register indirect)

The contents of the general-purpose register (reg1) or system register (regID) specified by the instruction are transferred to the program counter (PC).

The JMP, CTRET, EIRET, FERET, and DISPOSE instructions are used with this type of addressing.



Figure 2-8 Register Addressing

(3) Based addressing

Contents that are specified by the instruction in the general-purpose register (reg1) and that include the added Nbit displacement (dispN) are transferred to the program counter (PC). At this time, the displacement is handled as a 2's complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another).

The JMP instruction is used with this type of addressing.





(4) Other addressing

A value specified by an instruction is transferred to the program counter (PC). How a value is specified is explained in [Operation] or [Description] of each instruction.

The CALLT, SYSCALL, TRAP, FETRAP, and RIE instructions, and branch in case of an exception are used with this type of addressing.



2.7.3 Data Addressing

The following methods can be used to access the target registers or memory when executing an instruction.

(1) Register addressing

This addressing method accesses the general-purpose register or system register specified in the general-purpose register field as an operand.

Any instruction that includes the operand reg1, reg2, reg3, or regID is used with this type of addressing.

(2) Immediate addressing

This address mode uses arbitrary size data as the operation target in the instruction code. Any instruction that includes the operand imm5, imm16, vector, or cccc is used with this type of addressing.

- **Remark** vector: This is immediate data that specifies the exception vector (00H to 1FH), and is an operand used by the TRAP, FETRAP, and SYSCALL instructions. The data width differs from one instruction to another.
 - cccc: This is 4-bit data that specifies a condition code, and is an operand used in the CMOV instruction, SASF instruction, and SETF instruction. One bit (0) is added to the higher position and is then assigned to an opcode as a 5-bit immediate data.

(3) Based addressing

There are two types of based addressing, as described below.

(a) Type 1

The contents of the general-purpose register (reg1) specified at the addressing specification field in the instruction code are added to the N-bit displacement (dispN) data sign-extended to word length to obtain the operand address, and addressing accesses the target memory for the operation. At this time, the displacement is handled as a 2's complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another). The LD, ST, and CAXI instructions are used with this type of addressing.



Figure 2-10 Based Addressing (Type 1)



(b) Type 2

This addressing accesses a memory to be manipulated by using as an operand address the sum of the contents of the element pointer (r30) and N-bit displacement data (dispN) that is zero-extended to a word length. If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another).

The SLD instruction and SST instruction are used with this type of addressing.



(4) Bit addressing

The contents of the general-purpose register (reg1) are added to the N-bit displacement (dispN) data signextended to word length to obtain the operand address, and bit addressing accesses one bit (as specified by 3-bit data "bit #3") in one byte of the target memory space. At this time, the displacement is handled as a 2's complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are signextended (N differs from one instruction to another).

The CLR1, SET1, NOT1, and TST1 instructions are used with this type of addressing.



Figure 2-12 Bit Addressing



(5) Post index increment/decrement addressing

The contents of the general-purpose register (reg1) are used as an operand address to access the target memory, and then the general-purpose register (reg1) is updated. The register is updated by either incrementing or decrementing it, and there are three types (1 to 3).

If the result of incrementing the general-purpose register (reg1) value exceeds the positive maximum value 0xFFFFFFF, the result wraps around to 0x00000000, and, if the result of decrementing the general-purpose register value is less than the positive minimum value 0x00000000, the result wraps around to 0xFFFFFFFF.

(a) Type 1

The general-purpose register (reg1) is updated by adding a constant that depends on the type of accessed data (the size of the accessed data) to the contents of the general-purpose register (reg1). If the type of accessed data is a byte, 1 is added, if the type is a halfword, 2 is added, if the type is a word, 4 is added, and if the type is a double-word, 8 is added.







(b) Type 2

The general-purpose register (reg1) is updated by subtracting a constant that depends on the size of the accessed data from the contents of the general-purpose register (reg1). If the size of accessed data is a byte, 1 is subtracted, if the size is a halfword, 2 is subtracted, if the size is a word, 4 is subtracted, and if the size is a double-word, 8 is subtracted.





(c) Type 3

The general-purpose register (reg1) is updated by adding the contents of another general-purpose register (reg2) to it. If the MSB of the general-purpose register (reg2) is 1, a negative value is indicated, so a post decrement operation is performed. If this MSB is 0, a positive value is indicated, so a post increment operation is performed. The value of the general-purpose register (reg2) does not change.



Figure 2-15 Post Index Increment/Decrement Addressing (Type 3)



(6) Other addressing

This addressing is to access a memory to be manipulated by using a value specified by an instruction as the operand address. How a value is specified is explained in [Operation] or [Description] of each instruction. The SWITCH, CALLT, SYSCALL, PREPARE, DISPOSE, PUSHSP, and POPSP instructions are used with this type of addressing.


2.8 Acquiring the CPU Number

This CPU provides a method for identifying CPUs in a multi-processor system.

In the multi-processor configuration, you can identify which CPU core is running a program by referencing HTCFG0.PEID. With HTCFG0.PEID, unique numbers are assigned within multi-processor systems.

2.9 System Protection Identifier

In this CPU, memory resources and peripheral devices are managed by system protection groups. By specifying the group to which the program being executed belongs, you can assign operable memory resources and peripheral devices to each machine.

The program being executed belongs to the group shown by MCFG0.SPID, and whether the memory resources and peripheral devices are operable is decided using this SPID. Any value can be set to MCFG0.SPID by the supervisor.

Caution According to the value of MCFG0.SPID, how operations are assigned to memory resources and peripheral devices is determined by the hardware specifications.



CHAPTER 3 REGISTER SET

This chapter describes the program register and system register mounted on this CPU.

3.1 Program Registers

Program registers includes general-purpose registers (r0 to r31) and the program counter (PC). r0 always retains 0, whereas the value after reset is undefined in r1 to r31.

Program Register	Name	Function	Description						
General-	rO	Zero register	Always retains 0						
purpose registers	r1	Assembler reserved register	Used as working register for generating addresses						
	r2	Register for address and data variables (used when the real-time OS used does no register)							
	r3	Stack pointer (SP)	Used for generating a stack frame when a function is called						
-	r4	Global pointer (GP)	Used for accessing a global variable in the data area						
	r5	Text pointer (TP)	Used as a register that indicates the start of the text area (area where program code is placed)						
	r6 to r29	Register for addresses and data v	ariables						
	r30	Element pointer (EP)	Used as a base pointer for generating addresses when accessing memory						
	r31	Link pointer (LP)	Used when the compiler calls a function						
Program counter	PC	Retains instruction addresses du	ring execution of programs						

Table 3-1 Program Registers

Remark For further descriptions of r1, r3 to r5, and r31 used for an assembler and/or C compiler, see the manual of each software development environment.



3.1.1 General-Purpose Registers

A total of 32 general-purpose registers (r0 to r31) are provided. All of these registers can be used for either data variables or address variables.

Of the general-purpose registers, r0 to r5, r30, and r31 are assumed to be used for special purposes in software development environments, so it is necessary to note the following when using them.

(a) r0, r3, and r30

These registers are implicitly used by instructions.

r0 is a register that always retains 0. It is used for operations that use 0, addressing with base address being 0, etc.

r3 is implicitly used by the PREPARE, DISPOSE, PUSHSP, and POPSP instructions.

r30 is used as a base pointer when the SLD instruction or SST instruction accesses memory.

(b) r1, r4, r5, and r31

These registers are implicitly used by the assembler and C compiler.

When using these registers, register contents must first be saved so they are not lost and can be restored after the registers are used.

(c) r2

This register is used by a real-time OS in some cases. If the real-time OS that is being used is not using r2, r2 can be used as a register for address variables or data variables.



3.1.2 PC — Program Counter

The PC retains the address of the instruction being executed.

90 S1		PC31 to PC0	(Value after rese Note
		Table 3-2 PC Register Contents		
Bit	Name	Description	R/W	Value after Reset
31 to 1	PC31 to PC1	These bits indicate the address of the instruction being executed.	R/W	Note
0	PC0	This bit is fixed to 0. Branching to an odd number address is disabled.	R/W	0



3.2 Basic System Registers

The basic system registers are used to control CPU status and to retain exception information.

Basic system registers are read from or written to by using the LDSR and STSR instructions and specifying the system register number, which is made up of a register number and selection ID.

Register No.			
(regID, selID)	Symbol	Function	Access Permission
SR0, 0	EIPC	Status save registers when acknowledging EI level exception	SV
SR1, 0	EIPSW	Status save registers when acknowledging EI level exception	SV
SR2, 0	FEPC	Status save registers when acknowledging FE level exception	SV
SR3, 0	FEPSW	Status save registers when acknowledging FE level exception	SV
SR5, 0	PSW	Program status word	Note 1
SR13, 0	EIIC	El level exception cause	SV
SR14, 0	FEIC	FE level exception cause	SV
SR16, 0	CTPC	CALLT execution status save register	UM
SR17, 0	CTPSW	CALLT execution status save register	UM
SR20, 0	CTBP	CALLT base pointer	UM
SR28, 0	EIWR	El level exception working register	SV
SR29, 0	FEWR	FE level exception working register	SV
SR31, 0	(BSEL)	(Reserved for backward compatibility with V850E2 series) ^{Note 2}	SV

Table 3-3 Basic System Registers (1/2)

Notes 1. The access permission differs depending on the bit. For details, see (5) PSW — Program status word in 3.2.1 Basic Registers.

 This bit is reserved to maintain backward compatibility with V850E2 series. This bit is always 0 when read. Writing to this bit is ignored.



Table 3-3	Basic	System	Registers (2	2/2)
-----------	-------	--------	--------------	------

Register No.			
(regID, selID)	Symbol	Function	Access Permission
SR0, 1	MCFG0	Machine configuration	SV
SR2, 1	RBASE	Reset vector base address	SV
SR3, 1	EBASE	Exception handler vector address	SV
SR4, 1	INTBP	Base address of the interrupt handler table	SV
SR5, 1	MCTL	CPU control	SV
SR6, 1	PID	Processor ID	SV
SR11, 1	SCCFG	SYSCALL operation setting	SV
SR12, 1	SCBP	SYSCALL base pointer	SV
SR0, 2	HTCFG0	Thread configuration	SV
SR6, 2	MEA	Memory error address	SV
SR7, 2	ASID	Address space ID	SV
SR8, 2	MEI	Memory error information	SV



(1) EIPC — Status save register when acknowledging EI level exception

When an EI level exception is acknowledged, the address of the instruction that was being executed when the EI level exception occurred, or of the next instruction, is saved to the EIPC register (see **4.1.3 Exception Types**).

Because there is only one pair of EI level exception status save registers, when processing multiple exceptions, the contents of these registers must be saved by a program.

Be sure to set an even-numbered address to the EIPC register. An odd-numbered address must not be specified.





(2) EIPSW — Status save register when acknowledging EI level exception

When an EI level exception is acknowledged, the current PSW setting is saved to the EIPSW register. Because there is only one pair of EI level exception status save registers, when processing multiple exceptions, the contents of these registers must be saved by a program.

Caution Bits 11 to 9 are related to the debug function and therefore cannot normally be changed.

EIPSW 0	U M 0 0		V s z	Value after res 00000020H
		Table 3-5 EIPSW Register Contents		
Bit	Name	Description	R/W	Value after Reset
31	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
30	UM	This bit stores the PSW.UM bit setting when an EI level exception is acknowledged.	R/W	0
29 to 19	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
18 to 16	CU2 to CU0	These bits store the PSW.CU2-0 field setting when an EI level exception is acknowledged. (Reserved for future expansion. Be sure to set to 0.)	R/W	0
15	EBV	This bit stores the PSW.EBV bit setting when an EI level exception is acknowledged.	R/W	0
14 to 12	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
11 to 9	Debug	These bits store the PSW.Debug field setting when an EI level exception is acknowledged.	R/W	0
8	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
7	NP	This bit stores the PSW.NP bit setting when an EI level exception is acknowledged.	R/W	0
6	EP	This bit stores the PSW.EP bit setting when an EI level exception is acknowledged.	R/W	0
5	ID	This bit stores the PSW.ID bit setting when an EI level exception is acknowledged.	R/W	1
4	SAT	This bit stores the PSW.SAT bit setting when an EI level exception is acknowledged.	R/W	0
3	CY	This bit stores the PSW.CY bit setting when an EI level exception is acknowledged.	R/W	0
2	OV	This bit stores the PSW.OV bit setting when an EI level exception is acknowledged.	R/W	0
1	S	This bit stores the PSW.S bit setting when an EI level exception is acknowledged.	R/W	0
0	Z	This bit stores the PSW.Z bit setting when an EI level exception is acknowledged.	R/W	0



(3) FEPC — Status save register when acknowledging FE level exception

When an FE level exception is acknowledged, the address of the instruction that was being executed when the FE level exception occurred, or of the next instruction, is saved to the FEPC register (see **4.1.3 Exception Types**). Because there is only one pair of FE level exception status save registers, when processing multiple exceptions, the contents of these registers must be saved by a program.

Be sure to set an even-numbered address to the FEPC register. An odd-numbered address must not be specified.





(4) FEPSW — Status save register when acknowledging FE level exception

When an FE level exception is acknowledged, the current PSW setting is saved to the FEPSW register. Because there is only one pair of FE level exception status save registers, when processing multiple exceptions, the contents of these registers must be saved by a program.

Caution Bits 11 to 9 are related to the debug function and therefore cannot normally be changed.

31	1 30	29							1			19	18	17	16	15 ·	14		12	11	10 9	8	7	6	!			3	2 ^		0	
FEPSW 0	U M	0	0	0	0	0	0	0	0	0	0	0	C	U2 ti CU0	0	E B V	0	0	0	De	ebug	0	N P	E P	[S A T	-	0 V 5	3	z	Value after res 00000020H
		·		1						Т	ab	le :	3-7	FE	P	SW	Re	gis	ste	r C	onte	ente	5									
Bit	Nar	ne		De	esc	ript	ion																						F	R/V	v	Value after Reset
31	—			(R	ese	erve	ed f	or f	utu	re e	expa	ans	ion.	Be	su	re to	se	t to	0.)										F	२		0
30	UM			Th	is l	bit s	stor	est	the	PS	W.I	JM	bit	setti	ng	whe	n a	an F	ΕI	eve	l exc	epti	ion	is a	ick	nov	vle	dge	d. F	R/V	V	0
29 to 19	_			(R	ese	erve	ed f	or f	utu	re e	expa	ans	ion.	Be	su	re to	se	t to	0.)										F	२		0
18 to 16	CU: CU)														-				E le to s			•	ior	is			F	R/V	V	0
15	EB	V			This bit stores the PSW.EBV bit setting when an FE level exception is acknowledged.						F	R/V	V	0																		
14 to 12	_			(R	ese	erve	ed f	or f	utu	re e	expa	ans	ion.	Be	su	re to	se	t to	0.)										F	२		0
11 to 9	Deb	bug					its s edg			ne F	vsv	/.D	ebu	g fie	ld	setti	ng	wh	en a	an F	Ele	vel	exc	ept	ior	is			F	R/V	V	0
8	—			(R	ese	erve	ed f	or f	utu	re e	expa	ans	ion.	Be	su	re to	se	t to	0.)										F	२		0
7	NP			Th	is l	bit s	stor	est	the	PS	W.I	١P	bit s	settir	ng	whe	n a	n F	Εle	eve	exc	epti	on	is a	ck	าดพ	le	dge	d. F	R/V	V	0
6	ΕP			Th	is l	bit s	stor	est	the	PS	W.E	ΕP	bit s	ettir	ng	whe	۱a	n F	Εle	evel	exce	epti	on i	s a	ckı	IOW	/le	dge	d. F	R/V	V	0
5	ID			Th	is l	bit s	stor	est	the	PS	W.I	D b	it s	ettin	g v	vhen	ar	۱FE	E le	vel	exce	ptic	n is	s ac	kn	owl	ed	geo	I. F	R/V	V	1
4	SA	Т					stor edg		the	PS	W.S	SAT	⁻ bit	set	ting	g wh	en	an	FE	lev	el ex	сер	tior	ı is					F	R/V	V	0
3	CY			Th	is I	bit s	stor	est	the	PS	W.O	CY	bit s	settir	ng	whe	n a	n F	Εle	eve	exc	epti	on	is a	ck	now	le	dge	d. F	R/V	V	0
2	ov			Th	is l	bit s	stor	est	the	PS	W.O	ΟV	bit s	setti	ng	whe	n a	ın F	Ele	eve	exc	epti	on	is a	ck	าอง	vle	dge	d. F	R/V	V	0
1	s			Th	is l	bit s	stor	est	the	PS	W.S	5 bi	t se	tting	j w	hen	an	FE	lev	el e	excep	otior	n is	acł	n	wle	edę	ged.	F	R/V	V	0
0	Z			Th	is l	bit s	stor	est	the	PS	W.2	Z bi	t se	tting	l w	hen	an	FE	lev	el e	xcep	otior	n is	ack	nc	wle	edg	jed.	F	R/V	V	0



(5) PSW - Program status word

PSW (program status word) is a set of flags that indicate the program status (instruction execution result) and bits that indicate the operation status of the CPU (flags are bits in the PSW that are referenced by a condition instruction (Bcond, CMOV, etc.)).

Cautions 1. When the LDSR instruction is used to change the contents of bits 7 to 0 in this register, the changed contents become valid from the instruction following the LDSR instruction.

 The access permission for the PSW register differs depending on the bit. All bits can be read, but some bits can only be written under certain conditions. See **Table 3-8** for the access permission for each bit.

	Bit	Access Permission When Reading	Access Permission When Writing
30	UM	UM	SV ^{Note}
18 to 16	CU2 to CU0		SV ^{Note}
15	EBV		SV ^{Note}
11 to 9	Debug		Special ^{Note}
7	NP		SV ^{Note}
6	EP		SV ^{Note}
5	ID		SV ^{Note}
4	SAT		UM
3	CY		UM
2	OV		UM
1	S		UM
0	Z		UM

Table 3-8 Access Permission for PSW Register

Note The access permission for the whole PSW register is UM, so the PIE exception does not occur even if the register is written by using an LDSR instruction when PSW.UM is 1. In this case, writing is ignored.



		Table 3-9 PSW Register Contents (1/2)		
Bit	Name	Description	R/W	Value after Reset
31	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
30	UM	This bit indicates that the CPU is in user mode (in UM mode). 0: Supervisor mode 1: User mode	R/W	0
29 to 19	—	(Reserved for future expansion. Be sure to set to 0.)	R	0
18 to 16	R/W	000		
15	EBV	This bit indicates the reset vector and exception vector operation. See the description on RBASE and EBASE in this section.	R/W	0
14 to 12	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
11 to 9	Debug	This bit is used for the debug function for the development tool. Always set this bit to 0.	—	0
8	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
7	NP	This bit disables the acknowledgement of FE level exception. When an FE level exception is acknowledged, this bit is set to 1 to disable the acknowledgement of EI level and FE level exceptions. As for the exceptions which the NP bit disables the acknowledgment, see Table 4-1 Exception Cause List .	R/W	0
		0: The acknowledgement of FE level exception is enabled.		
		1: The acknowledgement of FE level exception is disabled.		
6	EP	This bit indicates that an exception other than an interrupt is being serviced. It is set to 1 when the corresponding exception occurs. This bit does not affect acknowledging an exception request even when it is set to 1.	R/W	0
		0: An interrupt is being serviced.		
_		1: An exception other than an interrupt is being serviced.		
5	ID	This bit disables the acknowledgement of EI level exception. When an EI level or FE level exception is acknowledged, this bit is set to 1 to disable the acknowledgement of EI level exception. As for the exceptions which the ID bit disables the acknowledgment, see Table 4-1 Exception Cause List . This bit is also used to disable EI level exceptions from being acknowledged as a critical section while an ordinary program or interrupt is being serviced. It is set to 1 when the DI instruction is executed, and cleared to 0 when the EI instruction is executed. The change of the ID bit by the EI or ID instruction will be enabled from the next instruction.	R/W	1
		0: The acknowledgement of El level exception is enabled.		
		1: The acknowledgement of El level exception is disabled.		

Bit	Name	Description	R/W	Value after Reset
4	SAT ^{Note}	This bit indicates that the operation result is saturated because the result of a saturated operation instruction operation has overflowed. This is a cumulative flag, so when the operation result of the saturated operation instruction becomes saturated, this bit is set to 1, but it is not later cleared to 0 when the operation result for a subsequent instruction is not saturated. This bit is cleared to 0 by the LDSR instruction. This bit is neither set to 1 nor cleared to 0 when an arithmetic operation instruction is executed. 0: Not saturated 1: Saturated	R/W	0
3	CY	This bit indicates whether a carry or borrow has occurred in the operation result. 0: Carry and borrow have not occurred. 1: Carry or borrow has occurred.	R/W	0
2	OV ^{Note}	This bit indicates whether or not an overflow has occurred during an operation. 0: Overflow has not occurred. 1: Overflow has occurred.	R/W	0
1	S ^{Note}	This bit indicates whether or not the result of an operation is negative.0: Result of operation is positive or 0.1: Result of operation is negative.	R/W	0
0	Z	This bit indicates whether or not the result of an operation is 0. 0: Result of operation is not 0. 1: Result of operation is 0.	R/W	0

Note The operation result of the saturation processing is determined in accordance with the contents of the OV flag and S flag during a saturated operation. When only the OV flag is set to 1 during a saturated operation, the SAT flag is set to 1.

		Flag Sta	tus	Operation Result after	
Operation Result Status	SAT	OV	S	Saturation Processing	
Exceeded positive maximum value	1	1	0	7FFFFFFH	
Exceeded negative maximum value	1	1	1	8000000H	
Positive (maximum value not exceeded)	Value prior to operation is	0	0	Operation result itself	
Negative (maximum value not exceeded)	retained.		1		



(6) EIIC — EI level exception cause

The EIIC register retains the cause of any EI level exception that occurs. The value retained in this register is an exception code corresponding to a specific exception cause (see **Table 4-1 Exception Cause List**).

EIIC		Initial value 00000000H		
		Table 3-10 EIIC Register Contents		
				Value after
Bit	Name	Description	R/W	Reset
31 to 0	EIIC31 to EIIC0	These bits store the exception cause code when an El level exception occurs. The EIIC15-0 field stores the exception cause codes shown in Table 4-1 . The EIIC31-16 field stores detailed exception cause codes defined individually for each exception. If there is no particular definition, these bits are set to 0.	R/W	0



(7) FEIC — FE level exception cause

The FEIC register retains the cause of any FE level exception that occurs. The value retained in this register is an exception code corresponding to a specific exception cause (see **Table 4-1 Exception Cause List**).

		FEIC31 to FEIC0	0	/alue after re 00000000⊢
		Table 3-11 FEIC Register Contents		
Bit	Name	Description	R/W	Value after Reset
31 to 0	FEIC31 to FEIC0	These bits store the exception cause code when an FE level exception occurs. The FEIC15-0 field stores the exception cause codes shown in Table 4-1 . The FEIC31-16 field stores detailed exception cause codes defined individually for each exception. If there is no particular definition, these bits are set to 0.	R/W	0



(8) CTPC — Status save register when executing CALLT

When a CALLT instruction is executed, the address of the next instruction after the CALLT instruction is saved to CTPC.

Be sure to set an even-numbered address to the CTPC register. An odd-numbered address must not be specified.

31 CTPC		CTPC31 to CTPC0	0	Value after rese Undefined
		Table 3-12 CTPC Register Contents		
Bit	Name	Description	R/W	Value after Reset
31 to 1	CTPC31 to CTPC1	These bits indicate the PC of the instruction after the CALLT instruction.	R/W	Undefined
0	CTPC0	This bit indicates the PC of the instruction after the CALLT instruction. Always set this bit to 0. Even if it is set to 1, the value transferred to the PC when the CTRET instruction is executed is 0.	R/W	Undefined



(9) CTPSW — Status save register when executing CALLT

When a CALLT instruction is executed, some of the PSW (program status word) settings are saved to CTPSW.





(10) CTBP — CALLT base pointer

The CTBP register is used to specify table addresses of the CALLT instruction and generate target addresses. Be sure to set the CTBP register to a halfword address.





(11) ASID — Address space ID

This is the address space ID. This is used to identify the address space provided by the memory management function.





(12) EIWR — EI level exception working register

The EIWR register is used as a working register when an EI level exception has occurred.

31 EIWR		EIWR31 to EIWR0	0	Value after reset Undefined
Bit	Name	Table 3-16 EIWR Register Contents	R/W	Value after Reset
31 to 0	EIWR31 to EIWR0	These bits constitute a working register that can be used for any purpose during the processing of an EI level exception. Use this register for purposes such as storing the values of general-purpose registers.	R/W	Undefined



(13) FEWR — FE level exception working register

The FEWR register is used as a working register when an FE level exception has occurred.

31 FEWR		FEWR31 to FEWR0	0	Value after reset Undefined
		Table 3-17 FEWR Register Contents		
Bit	Name	Description	R/W	Value after Reset
31 to 0	FEWR31 to FEWR0	These bits constitute a working register that can be used for any purpose during the processing of an FE level exception. Use this register for purposes such as storing the values of general-purpose registers.	R/W	Undefined



(14) HTCFG0 — Thread configuration register





(15) MEA — Memory error address register





(16) MEI — Memory error information register

This register is used to store information about the instruction that caused the exception when a misaligned (MAE) or memory protection (MDP) exception occurs.





Table 3-21	Instructions	s Causing Except	ions and value	S OF MEI REGIST	er
Instruction	REG	DS	U	RW	ITYPE
SLD.B	dst	0 (Byte)	0 (Signed)	0 (Read)	00000b
SLD.BU	dst	0 (Byte)	1 (Unsigned)	0 (Read)	00000b
SLD.H	dst	1 (Half-word)	0 (Signed)	0 (Read)	00000b
SLD.HU	dst	1 (Half-word)	1 (Unsigned)	0 (Read)	00000b
SLD.W	dst	2 (Word)	0 (Signed)	0 (Read)	00000b
SST.B	src	0 (Byte)	0 (Signed)	1 (Write)	00000b
SST.H	src	1 (Half-word)	0 (Signed)	1 (Write)	00000b
SST.W	src	2 (Word)	0 (Signed)	1 (Write)	00000b
LD.B (disp16)	dst	0 (Byte)	0 (Signed)	0 (Read)	00001b
LD.BU (disp16)	dst	0 (Byte)	1 (Unsigned)	0 (Read)	00001b
LD.H (disp16)	dst	1 (Half-word)	0 (Signed)	0 (Read)	00001b
LD.HU (disp16)	dst	1 (Half-word)	1 (Unsigned)	0 (Read)	00001b
LD.W (disp16)	dst	2 (Word)	0 (Signed)	0 (Read)	00001b
ST.B (disp16)	src	0 (Byte)	0 (Signed)	1 (Write)	00001b
ST.H (disp16)	src	1 (Half-word)	0 (Signed)	1 (Write)	00001b
ST.W (disp16)	src	2 (Word)	0 (Signed)	1 (Write)	00001b
LD.B (disp23)	dst	0 (Byte)	0 (Signed)	0 (Read)	00010b
LD.BU (disp23)	dst	0 (Byte)	1 (Unsigned)	0 (Read)	00010b
LD.H (disp23)	dst	1 (Half-word)	0 (Signed)	0 (Read)	00010b
LD.HU (disp23)	dst	1 (Half-word)	1 (Unsigned)	0 (Read)	00010b
LD.W (disp23)	dst	2 (Word)	0 (Signed)	0 (Read)	00010b
ST.B (disp23)	src	0 (Byte)	0 (Signed)	1 (Write)	00010b
ST.H (disp23)	src	1 (Half-word)	0 (Signed)	1 (Write)	00010b
ST.W (disp23)	src	2 (Word)	0 (Signed)	1 (Write)	00010b
LD.DW (disp23)	dst	3 (Double-word)	0 (Signed)	0 (Read)	00010b
ST.DW (disp23)	src	3 (Double-word)	0 (Signed)	1 (Write)	00010b
LDL.W	dst	2 (Word)	0 (Signed)	0 (Read)	00111b
STC.W	src	2 (Word)	0 (Signed)	1 (Write)	00111b
CAXI	dst	2 (Word)	1 (Unsigned)	0 (Read) ^{Note 1}	01000b
SET1	-	0 (Byte)	1 (Unsigned)	0 (Read) ^{Note 1}	01001b
CLR1	-	0 (Byte)	1 (Unsigned)	0 (Read) ^{Note 1}	01001b
NOT1	-	0 (Byte)	1 (Unsigned)	0 (Read) ^{Note 1}	01001b
TST1	-	0 (Byte)	1 (Unsigned)	0 (Read)	01001b
PREPARE	-	2 (Word)	1 (Unsigned)	1 (Write)	01100b
DISPOSE	-	2 (Word)	1 (Unsigned)	0 (Read)	01100b
PUSHSP	-	2 (Word)	1 (Unsigned)	1 (Write)	01101b
POPSP	-	2 (Word)	1 (Unsigned)	0 (Read)	01101b
SWITCH	-	1 (Half-word)	0 (Signed)	0 (Read)	10000b
CALLT	-	1 (Half-word)	1 (Unsigned)	0 (Read)	10001b
SYSCALL	-	2 (Word)	1 (Unsigned)	0 (Read)	10010b
CACHE Note 4	-	-	-	0/1 ^{Note 2}	10100b
Interrupt (table reference method) ^{Note 3}	-	2 (Word)	1 (Unsigned)	0 (Read)	10101b

Table 3-21 Instructions Causing Exceptions and Values of MEI Register

Notes 1. This exception occurs when the instruction executes a read access.



- **2.** The value differs depending on the operation.
- 3. When the interrupt vector of the table reference method is read.
- 4. The product does not have a cache, so the CACHE instruction does not lead to the generation of an exception.

Remark dst: Destination register number, src: Source register number



(17) RBASE — Reset vector base address

This register indicates the reset vector address when there is a reset. If the PSW.EBV bit is 0, this vector address is also used as the exception vector address.





(18) EBASE — Exception handler vector address

This register indicates the exception handler vector address. This register is valid when the PSW.EBV bit is 1.





(19) INTBP — Base address of the interrupt handler table

This register indicates the base address of the table when the table reference method is selected as the interrupt handler address selection method.



R01US0125EJ0120 Rev1.20 Apr 25, 2016



RH850G3K software

(20) PID — Processor ID

The PID register retains a processor identifier that is unique to the CPU. The PID register is a read-only register.

Cautions The PID register indicates information used to identify the incorporated CPU core and CPU core configuration. Usage such that the software behavior varies dynamically according to the PID register information is not assumed.



Bit	Name	Description	R/W	Value after Reset
31 to 24	PID	Architecture Identifier	R	Note
		This identifier indicates the architecture of the processor.		
23 to 8		Function Identifier	R	Note
		This identifier indicates the functions of the processor.		
		These bits indicate whether or not functions defined per bit are		
		implemented (1: implemented, 0: not implemented).		
		Bit 23 to 9: Reserved		
		Bit 8: Memory protection unit (MPU) function		
7 to 0		Version Identifier	R	Note
		This identifier indicates the version of the processor.		

Table 3-25 PID Register Contents



(21) SCCFG — SYSCALL operation setting

This register is used to set operations related to the SYSCALL instruction. Be sure to set an appropriate value to this register before using the SYSCALL instruction.

SCCFG 0	0 0 0 0		 <u>-</u>	Value after re Undefined
Bit	Name	Table 3-26 SCCFG Register Contents Description	R/W	Value after Reset
31 to 8	—	(Reserved for future expansion. Be sure to set to 0.)	R	0
7 to 0	SIZE	These bits specify the maximum number of entries of a table that the SYSCALL instruction references. The maximum number of entries the SYSCALL instruction references is 1 if SIZE is 0, and 256 if SIZE is 255. By setting the maximum number of entries appropriately in accordance with the number of functions branched by the SYSCALL instruction, the memory area can be effectively used. If a vector exceeding the maximum number of entries is specified for the SYSCALL instruction, the first entry is selected. Place an error processing routine at the first entry.	R/W	Undefined



(22) SCBP — SYSCALL base pointer

The SCBP register is used to specify a table address of the SYSCALL instruction and generate a target address. Be sure to set an appropriate value to this register before using the SYSCALL instruction. Be sure to set a word address to the SCBP register.



R01US0125EJ0120 Rev1.20 Apr 25, 2016



(23) MCFG0 — Machine configuration

This register indicates the CPU configuration.



R01US0125EJ0120 Rev1.20 Apr 25, 2016



(24) MCTL — Machine control

This register is used to control the CPU.





3.3 Interrupt Function Registers

3.3.1 Interrupt Function System Registers

Interrupt function system registers are read from or written to by using the LDSR and STSR instructions and specifying the system register number, which is made up of a register number and selection ID.

Register No. (regID, selID)	Symbol	Function	Access Permission
SR10, 2	ISPR	Priority of interrupt being serviced	SV
SR11, 2	PMR	Interrupt priority masking	SV
SR12, 2	ICSR	Interrupt control status	SV
SR13, 2	INTCFG	Interrupt function setting	SV

Table 3-30 Interrupt Function System Registers



(1) ISPR — Priority of interrupt being serviced

This register holds the priority of the EIINT*n* interrupt being serviced. This priority value is then used to perform priority ceiling processing when multiple interrupts are generated.

Table 3-31 ISPR Register Contents Bit Name Description RW Value after Reserved 31 to 8 - (Reserved for future expansion. Be sure to set to 0.) R 0 7 to 0 ISP7 to ISP0 These bits indicate the acknowledgment status of an EIINT <i>n</i> interrupt with a priority. ^{Noto 1} that corresponds to the relevant bit position. R. 0 7 to 0 ISP7 to ISP0 These bits indicate the acknowledgment status of an EIINT <i>n</i> interrupt withs a priority. ^{Noto 1} that corresponds to the relevant bit position has not been acknowledged. R ^{Mets 3} 0 1. An interrupt request for an interrupt whose priority corresponds to the relevant bit position is being serviced by the CPU core. The bit positions correspond to the following priority levels. The bit positions correspond to the following priority levels. The bit priority 0 (highest) 1 Priority 0 1 Priority 6 7 Priority 7 NWhen an interrupt request is automatically set to 1. If PSW EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0. Note 3. While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority evel judgment is therefore not performed when the taxonwledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure	PR 0	0	0	0 0	0		0 0			0 0	0	0	0	0	0	0	0	0	0	0	0	0		0		1	SP	'7 to	518	SP0			00	00000	00H
Bit Name Description RW Reset 31 to 8 (Reserved for future expansion. Be sure to set to 0.) R 0 7 to 0 ISP7 to ISP0 These bits indicate the acknowledgment status of an EIINT <i>n</i> interrupt with a priority ^{16er 1} that corresponds to the relevant bit position. R***3 0 7 to 0 ISP7 to ISP0 These bits indicate the acknowledgment status of an EIINT <i>n</i> interrupt with a priority ^{16er 1} that corresponds to the relevant bit position. R***3 0 1 An interrupt request for an interrupt whose priority corresponds to the relevant position is being serviced by the CPU core. The bit positions correspond to the following priority levels. The bit positions correspond to the following priority levels. The bit positions correspond to the following priority levels. The bit positions correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels. The bit position correspond to the following priority levels.											т	abl	e 3-	31	15	SP	R R	leg	ist	er (Co	onte	ən	ts											
31 to 8 — (Reserved for future expansion. Be sure to set to 0.) R 0 7 to 0 ISP7 to ISP0 These bits indicate the acknowledgment status of an EIINTn interrupt with a priority ^{Note 1} that corresponds to the relevant bit position. R************************************							_																												afte
7 to 0 ISP7 to ISP0 These bits indicate the acknowledgment status of an EIINT <i>n</i> interrupt with a priority ^{Note 1} that corresponds to the relevant bit position. R************************************			ſ	Name	;	-			-													a \										VV			
ISP0 Isponous priority Note 1 that corresponds to the relevant bit position. 0: An interrupt request for an interrupt whose priority corresponds to the relevant bit position has not been acknowledged. 1: An interrupt request for an interrupt whose priority corresponds to the relevant position is being serviced by the CPU core. The bit positions correspond to the following priority levels. Image: Description of the de	31 to a	5	-	_																											_		_)	
relevant bit position has not been acknowledged. 1: An interrupt request for an interrupt whose priority corresponds to the relevant position is being serviced by the CPU core. The bit positions correspond to the following priority levels. Bit Priority 0 Priority 0 (highest) 1 Priority 1 6 6 Priority 7 When an interrupt request (EIINT <i>n</i>) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed, when the system is determining whether to acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of	7 to 0				to																				<i>n</i> ir	nte	rru	ipt v	witl	h a	R	Note 3	()	
1: An interrupt request for an interrupt whose priority corresponds to the relevant position is being serviced by the CPU core. The bit positions correspond to the following priority levels. Bit Priority 0 Priority 0 (highest) 1 Priority 0 6 Priority 6 7 Priority 7 When an interrupt request (EIINT <i>n</i>) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of																						-	СС	orres	spo	nd	s t	o tr	ne						
relevant position is being serviced by the CPU core. The bit positions correspond to the following priority levels. Bit Priority 0 Priority 0 (highest) 1 Priority 1 6 7 Priority 6 7 Priority 7 When an interrupt request (EIINTn) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 Note 2. While a bit in this register is set to 1, same or lower priority interrupts (EIINTn) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of																					-		~~	rroo		nd	• +	o th							
Bit Priority 0 Priority 0 (highest) 1 Priority 1 6 7 Priority 6 7 Priority 7 When an interrupt request (EIINTn) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINTn) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledge. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of																						-		mes	spo	nu	รเ	οu	ie						
Bit Priority 0 Priority 0 (highest) 1 Priority 1 6 6 Priority 6 7 Priority 7 When an interrupt request (EIINTn) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINTn) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledge. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of														-																					
0 Priority 0 (highest) 1 Priority 1 6 6 Priority 6 7 Priority 7 When an interrupt request (EIINTn) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINTn) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledge. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of							The	e bi	it po	ositio	ons	cor	resp	on	d to	o th	ie fo	ollo	winę	g pr	ior	ity l	ev	els.		1									
1 Priority 1 6 Priority 6 7 Priority 7 When an interrupt request (EIINTn) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINTn) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of									Bit			Pi	riorit	/																					
Image: Construction of the image: Constructi									0			Ы	riorit	<i>y</i> 0	(hi	gh	est)																		
7 Priority 7 When an interrupt request (EIINT <i>n</i>) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of									1			Pi	riorit	y 1																					
7 Priority 7 When an interrupt request (EIINT <i>n</i>) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of																																			
When an interrupt request (EIINT <i>n</i>) is acknowledged, the bit corresponding to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of									6			Pi	riorit	<i>y</i> 6																					
Image: to the acknowledged interrupt request is automatically set to 1. If PSW.EP is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of									7			Pi	riorit	7																					
is 0 when the EIRET instruction is executed, the bit with the highest priority among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of																																			
among the ISP7-0 bits that are set (0 is the highest priority) is cleared to 0 ^{Note 2} . While a bit in this register is set to 1, same or lower priority interrupts (EIINT <i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of																																			
 (EIINT<i>n</i>) are masked. Priority level judgment is therefore not performed when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of 							amo	on	g th																	-				LY					
when the system is determining whether to acknowledge an exception, meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of							Wh	ile	a b	it in	this	s reg	giste	r is	se	t to	o 1,	sar	ne	or lo	owe	er p	ric	ority	inte	err	up	ts							
meaning that exceptions will not be acknowledged. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of															-		-	-																	
Exception Acknowledgment Priority and Pending Conditions. When performing software-based priority control using the PMR register, be sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of										-						-							-												
sure to clear this register by using the INTCFG.ISPC bit. Notes 1. For details, see 4.1.5 Exception Acknowledgment Priority and Pending Conditions. 2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of							_			-		•				_				_ `	-		-												
2. Interrupt acknowledgment and auto-updating of values when the EIRET instruction is executed are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of												-											-		PM	R	reę	gist	er,	be					
are disabled by setting (1) the INTCFG.ISPC bit. It is recommended to enable auto-updating of	Notes	s 1.	F	or de	etail	ls,	see	e 4	l.1.	5 E	xc	ept	ion	A	ckr	101	vle	dg	me	nt	Pr	ior	ity	/ an	d I	Pe	eno	din	g (Coi	nditi	ons	3 .		
		2.	Ir	nterru	ipt a	ac	knc	w	led	gme	ent	and	d au	to-	-up	da	ting	j of	i va	lue	s١	whe	ən	the	E	IR	E٦	ſ in	str	uct	tion i	is ex	xec	uted	
values, so in normal cases, the INTCFG.ISPC bit should be cleared to 0.			a	re di	sab	le	d by	y s	etti	ng ((1)	the	INT	C	FG	.IS	PC	; bi	t. It	is	reo	con	nm	nen	deo	d t	0	ena	abl	e a	uto-	upd	atir	ng of	
			Vä	alues	6, S(o i	in n	orr	mal	cas	ses	, th	e IN	Т	CFO	G.I	SP	Cł	oit s	sho	ulo	d be	e o	clea	rec	d te	0 (0.							
			re	egiste	er a	IS	a re	eac	d-oi	nly ((R)	reg	jiste	r.																					


(2) PMR — Interrupt priority masking

This register is used to mask the specified interrupt priority.

MR	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(D	0	PM7	to PM0	V	alue after reso 00000000H
											Та	bl	e 3	-32	2 F	MF	R R	Reg	jist	er	Co	ont	ten	ts					
Bit		N	am	е		D	esc	crip	otior	ı																		R/W	Value afte Reset
31 t	o 8	-	-			(F	Res	er	ved	for	futu	ire	exp	ban	sior	η. B	le s	ure	e to	set	to	0.))					R	0
7 to	7 to 0 PM7 to These bits mask an interrupt request with a priority level that corresponds to R/W PM0 the relevant bit position. 0: Servicing of an interrupt request with a priority that corresponds to the relevant bit position is enabled. 1: Servicing of an interrupt request with a priority that corresponds to the relevant bit position is disabled. The bit positions correspond to the following priority levels: The bit positions correspond to the following priority levels:							0																					
							ne	Г	pos Bit	Sitio	ns d		res iori	_	d to	o th	e to	DIIO	win	g p	or	ity	lev	els	5:				
									0					ty C) (h	ighe	est))											
									1			Pr	iori	ty 1		-													
								(6			Pr	iori	ty 6	6														
									7			Pr	iori	ty 7	7 (lc	we	st)												
						(E	EIIN	١T	n) is	ma	iske	ed.	Pri	ority	y le	vel	jud	gm	ent	is f	her	ef	ore	nc	ot p	ity interrup performed ption, mea	when		



(3) ICSR — Interrupt control status

This register indicates the interrupt control status in the CPU.

CSR 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		lue after rese 00000000H
		Table 3-33 ICSR Register Contents		
Bit	Name	Description	R/W	Value afte Reset
31 to 1	—	(Reserved for future expansion. Be sure to set to 0.)	R	0
0	PMEI	This bit indicates that an interrupt (EIINT <i>n</i>) with the priority level masked by the PMR register exists.	R	0



(4) INTCFG — Interrupt function setting

This register is used to specify settings related to the CPU's internal interrupt function.

NTCFG	0 0 0 0	0 0	0 IS V	alue after rese 00000000H
Bit	Name	Description	R/W	Value after Reset
31 to 1	—	(Reserved for future expansion. Be sure to set to 0.)	R	0
0	ISPC	 This bit changes how the ISPR register is written. 0: The ISPR register is automatically updated. Updates triggered by the program (via execution of LDSR instruction) are ignored. 1: The ISPR register is not automatically updated. Updates triggered by the program (via execution of LDSR instruction) are performed. 	R/W	0
		If this bit is cleared to 0, the bits of the ISPR register are automatically set to 1 when an interrupt (EIINT <i>n</i>) is acknowledged, and cleared to 0 when the EIRET instruction is executed. In this case, the bits are not updated by an LDSR instruction executed by the program.		
		If this bit is set to 1, the bits of the ISPR register are not updated by the acknowledgement of an interrupt (EIINT <i>n</i>) or by execution of the EIRET instruction. In this case, the bits can be updated by an LDSR instruction executed by the program.		
		In normal cases, the ISPC bit should be cleared. When performing software-based priority control, however, set this bit (1) and perform priority control by using the PMR register.		



3.4 FPU Function Registers

The product does not have an FPU.



3.5 MPU Function Registers

3.5.1 MPU Function System Registers

MPU function system registers are read from or written to by using the LDSR and STSR instructions and specifying the system register number, which is made up of a register number and selection ID.

Register No.			Access
(regID, seIID)	Symbol	Function	Permission
SR0, 5	MPM	Memory protection operation mode setting	SV
SR1, 5	MPRC	MPU region control	SV
SR4, 5	MPBRGN	MPU base region number	SV
SR5, 5	MPTRGN	MPU end region number	SV
SR11, 5	MCR	Memory protection setting check result	SV
SR0, 6	MPLA0	Protection area minimum address	SV
SR1, 6	MPUA0	Protection area maximum address	SV
SR2, 6	MPAT0	Protection area attribute	SV
SR4, 6	MPLA1	Protection area minimum address	SV
SR5, 6	MPUA1	Protection area maximum address	SV
SR6, 6	MPAT1	Protection area attribute	SV
SR8, 6	MPLA2	Lower address of the protection area	SV
SR9, 6	MPUA2	Protection area maximum address	SV
SR10, 6	MPAT2	Protection area attribute	SV
SR12, 6	MPLA3	Protection area minimum address	SV
SR13, 6	MPUA3	Protection area maximum address	SV
SR14, 6	MPAT3	Protection area attribute	SV
SR16, 6	MPLA4	Protection area minimum address	SV
SR17, 6	MPUA4	Protection area maximum address	SV
SR18, 6	MPAT4	Protection area attribute	SV
SR20, 6	MPLA5	Protection area minimum address	SV
SR21, 6	MPUA5	Protection area maximum address	SV
SR22, 6	MPAT5	Protection area attribute	SV
SR24, 6	MPLA6	Protection area minimum address	SV
SR25, 6	MPUA6	Protection area maximum address	SV
SR26, 6	MPAT6	Protection area attribute	SV

Table 3-35 MPU Function System Registers (1/2)



Register No.			Access			
(regID, seIID)	Symbol	Function	Permission			
SR28, 6	MPLA7	Protection area minimum address	SV			
SR29, 6	MPUA7	SV				
SR30, 6	MPAT7	SV				
SR0, 7	MPLA8	SV				
SR1, 7						
SR2, 7	MPAT8	Protection area attribute	SV			
SR4, 7	MPLA9	Protection area minimum address	SV			
SR5, 7	MPUA9	Protection area maximum address	SV			
SR6, 7	MPAT9	Protection area attribute	SV			
SR8, 7	MPLA10	Protection area minimum address	SV			
SR9, 7	MPUA10	Protection area maximum address	SV			
SR10, 7	MPAT10	Protection area attribute	SV			
SR12, 7	MPLA11	Protection area minimum address	SV			
SR13, 7	MPUA11	Protection area maximum address	SV			
SR14, 7	MPAT11	Protection area attribute	SV			
SR16, 7	MPLA12	Protection area minimum address	SV			
SR17, 7	MPUA12	Protection area maximum address	SV			
SR18, 7	MPAT12	Protection area attribute	SV			
SR20, 7	MPLA13	Protection area minimum address	SV			
SR21, 7	MPUA13	Protection area maximum address	SV			
SR22, 7	MPAT13	Protection area attribute	SV			
SR24, 7	MPLA14	Protection area minimum address	SV			
SR25, 7	MPUA14	SV				
SR26, 7	MPAT14	Protection area attribute	SV			
SR28, 7	MPLA15	Protection area minimum address	SV			
SR29, 7	MPUA15	Protection area maximum address	SV			
SR30, 7	MPAT15	Protection area attribute	SV			

Table 3-35 MPU Function System Registers (2/2)

Note The number of incorporated MPLAn, MPUAn, and MPATn (n = 0 to 15) registers depends on the hardware specifications. For details, see the hardware manual of the product used.



(1) MPM — Memory protection operation mode

The memory protection mode register is used to define the basic operating state of the memory protection function.





Bit	Name	Description	R/W	Value after Reset
1	SVP Note 3, 4	In SV mode (when PSW.UM = 0), this bit is used to specify whether to restrict access according to the SX, SW, and SR bits of the MPAT register for each protection area. ^{Note 1}	R/W Note 4	0
		0: As usual, implicitly enable all access in SV mode.		
		1: Restrict access according to the SX, SW, and SR bits even in SV mode. Note 2		
0	MPE	This bit is used to specify whether to enable or disable MPU function.	R/W	0
		0: Disable		
		1: Enable		

access of the program itself from being restricted.2. If access is restricted in SV mode, execution of MDP exceptions or the MIP exception handling itself might not be possible depending on the settings. Be careful to specify settings so that access to the memory area necessary for the exception handler and exception handling is permitted.

3. Processing the table reference for a SYSCALL instruction or for an EIINT with table reference while the SVP bit is 1 all access is enabled since the CPU is in supervisor mode.

4. The specifications under R/W depend on the product. For details, see the hardware manual of the product used.



(2) MPRC — MPU region control

Bits used to perform special memory protection function operations are located in this register.

31 IPRC 0 0	0 0 0 0		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	/alue after rese 00000000H
		Table 3-37 MPRC Register Contents	1	
Bit	Name	Description	R/W	Value after Reset
31 to 16	—	(Reserved for future expansion. Be sure to set to 0.)	R	0
15 to 0	E15 to E0	These are the enable bits for each protection area. Bit En is a copy of bit MPAT <i>n</i> .E (where n = 15 to 0).	R/W	0
		For the number of protection areas, see the hardware manual of the product used.		

R01US0125EJ0120 Rev1.20 Apr 25, 2016



(3) MPBRGN — MPU base region

This register indicates the minimum usable MPU area number.





(4) MPTRGN — MPU end region

This register indicates the maximum usable MPU area number.





(5) MCR — Memory protection setting check result

This CPU does not include the function for the checking of memory protection settings. This register is reserved for future expansion.

		29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	Value after reset 0000003FH
					Та	ble 3-	40 M	CR R	egiste	er Cor	ntents	5				
	Na	ime	De	scripti	on									F	R/W	Value after Reset
	_		(R	eserve	d for fu	uture e	xpansi	on. Be	sure t	o set t	o 0.)			F	R	0000003FH
0) 0		0 0 0 0 0	0 0 0 0 0 0 Name Description	0 0 0 0 0 0 0 Ta Name Description	0 0 0 0 0 0 0 0 Table 3 -	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 1 Table 3-40 MCR Register Cor Name Description	0 0 0 0 0 0 0 0 0 0 0 1 1 Table 3-40 MCR Register Contents	0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 Table 3-40 MCR Register Contents Name Description	0 0 0 0 0 0 0 0 1 1 1 1 1 Table 3-40 MCR Register Contents Name Description	0 0 0 0 0 0 0 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 1



(6) MPLAn — Protection area minimum address

These registers indicate the minimum address of area n (where n = 0 to 15). The number of protection area n depends on the hardware specifications. For details, see the hardware manual of the product used.





(7) MPUAn — Protection area maximum address

These registers indicate the maximum address of area n (where n = 0 to 15). The number of protection area n depends on the hardware specifications. For details, see the hardware manual of the product used.





(8) MPATn — Protection area attribute

These registers indicate the attributes of area n (where n = 0 to 15). The number of protection area n depends on the hardware specifications. For details, see the hardware manual of the product used.

MPATn 0	0 0 0 0	0 ASID 0 0 0 0 0 0 0 0 0 E G SXSWS	RUXUW	JR Value after re Undefined
		Table 3-43 MPATn Register Contents		
Bit	Name	Description	R/W	Value after Reset
31 to 26	—	(Reserved for future expansion. Be sure to set to 0.)	R	0
25 to 16	ASID	These bits indicate the ASID value to be used as the area match condition.	R/W	Undefined
15 to 8	_	(Reserved for future expansion. Be sure to set to 0.)	R	0
7	E	This bit indicates whether area n is enabled or disabled.0: Area n is disabled.1: Area n is enabled.	R/W	0
6	G	 0: ASID match is used as the condition. 1: ASID match is not used as the condition. If this bit is 0, MPATn.ASID = ASID.ASID is used as the area match condition. If this bit is 1, the values of MPATn.ASID and ASID.ASID are not used as the area match condition. 	R/W	Undefined
5	SX ^{Note 2}	 This bit indicates the execution privilege for the supervisor mode. Note 1 0: Execution is disabled. 1: Execution is enabled. 	R/W Note 2	Undefined Note 2
4	SW Note 2	This bit indicates the write permission for the supervisor mode. ^{Note 1} 0: Writing is disabled. 1: Writing is enabled.	R/W Note 2	Undefined Note 2
3	SR ^{Note 2}	This bit indicates the read permission for the supervisor mode. ^{Note 1} 0: Reading is disabled. 1: Reading is enabled.	R/W Note 2	Undefined Note 2
2	UX	This bit indicates the execution privilege for the user mode.0: Execution is disabled.1: Execution is enabled.	R/W	Undefined
1	UW	This bit indicates the write permission for the user mode.0: Writing is disabled.1: Writing is enabled.	R/W	Undefined
0	UR	This bit indicates the read permission for the user mode. 0: Reading is disabled. 1: Reading is enabled	R/W	Undefined

might not be possible depending on the settings. Be careful to specify settings so that access to the memory area necessary for the exception handler and exception handling is permitted.

2. The value after a reset and the specifications under R/W depend on the product. For details, see the hardware manual of the product used.

RENESAS

3.6 Cache Operation Function Registers

Since the product does not have a cache, it does not have the registers for cache operations.



3.7 Data Buffer Operation Registers

The product does not have the registers for data buffer operations.



CHAPTER 4 EXCEPTIONS AND INTERRUPTS

An exception is an unusual event that forces a branch operation from the current program to another program, due to certain causes.

A program at the branch destination of each exception is called an "exception handler".

Caution This CPU handles interrupts as types of exceptions.

4.1 Outline of Exceptions

This section describes the elements that assign properties to exceptions, and shows how exceptions work.

4.1.1 Exception Cause List



	EBV	0	s	0	s	s	s	s	0	s	s	s	s	s	s	s	s	s	s
4	EP	0	0	-	0	1	0	-	-	-	-	-	-	-	-	1	1	-	-
Update (PSW)	ЧР	0	1	-	1	s	s	-	٢	٢	٢	-	-	-	s	s	1	s	s
Upda	QI	۱	1	١	۱	Ļ	-	-	٦	١	٢	~	-	-	-	۱	1	-	-
	ΜŊ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
dgment (PSW)	NP	×	x	×	0	0	0	×	×	х	×	×	×	×	×	x	х	×	×
Acknowledgment Condition (PSW)	D	×	×	×	×	0	0	×	×	×	×	×	×	×	×	×	x	×	×
Priority Order ^{Note2}	Priority	Ι	1	2	3	Note4	Note4	-	3	4	5	g	Note7	Note7	Note7	Note8	Note8	Note8	Note8
Priority Order [∾]	Priority Level	1	3	З	3	4	4	10	10	10	10	10	11	11	11	12	12	12	12
	Exception Cause Priority Code Note5 Level	None	EOH	10H-1FH Note3	FOH	72H	1000H-11FFH Note6	H06	10H-1FH ^{Note3}	60H	80H-82H Note9	A0H	COH	91H	71H	8000H-80FFH	31H-3FH	40H-4FH	50H-5FH
	Return/ Restoration	I	No	No	Yes	Retum: Yes, Restoration: No	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Saved Resource	Ι	ΕE	ΞĿ	ΕE	E	Ξ	Ш	ΕE	ΕE	ΕE	Ë	FE	Ξ	Ξ	Ξ	ΕE	Ξ	Ξ
	Type ^{Note1}	Terminating	Terminating	Terminating	Terminating	Terminating	Terminating	Resumable	Resumable	Resumable	Resumable	Resumable	Resumable	Resumable	Resumable	Pending	Pending	Pending	Pending
	Source	Reset input ^{vote3}	Interrupt controlle ^{Note3}	System error input ^{vote3}	Interrupt controlle ^{Note3}	Execution of an FPU instruction	Interrupt controlle ^{Note3}	Memory protection violation	Error input during instruction fetch Note3	Execution of a reserved instruction	Coprocessor unusable exception Execution of a coprocessor instruction/ access permission violation	Execution of a privileged instruction/ access permission violation	Misaligned access occurrence		Execution of an FPU instruction	Execution of the SYSCALL instruction	Execution of the FETRAP instruction		
	Name	Reset	FENMI interrupt	System error	FEINT interrupt	FPU exception (imprecise)	User interrupt	Memory protection exception (execution privilege)	System error	Reserved instruction exception	Coprocessor unusable exception	Privilege instruction exception	Misalignment exception	Memory protection exception (access privilege)	FPU exception (precise)	System call	FÉ level trap	El level trap 0	El level trap 1
	Exception	RESET	FENMI	SYSERR	FEINT	FPI	EIINT0-511	MIP	SYSERR	RIE	UCPOP	PIE	MAE	MDP	FPP	SYSCALL	FETRAP	TRAP0	TRAP1

Table 4-1 Exception Cause List

R01US0125EJ0120 Rev1.20

Apr 25, 2016

RENESAS

Remark s: Retained, x: Not an acknowledgment condition Notes 1. For details, see **4.1.3 Types of Exceptions**. 2. The acknowledgment priority for exceptions is checked by the priority level, and then priority. A smaller value has a higher priority.

For details, see4.1.4 Exception Acknowledgment Conditions and Priority Order 3. For details, see the hardware manual of the product used. 4. The priorities of EINT0 to EINT511 and FPI vary depending on the register setting. For details, see4.1.5 Interrupt Exception Priority and Priority Masking 5. The lower 16 bits of the exception cause code are shown. The higher 16 bits of the exception cause code are shown. The higher 16 bits of the exception cause code are shown. The higher 16 bits of the exception reace to 000H unless otherwise specified in the description of the function. 6. 1000H to 11FFH (channels 0 to 511) are selected according to the channel.

7. This depends on the operation order of instructions.

These exceptions occur exclusively because they occur due to instruction execution. There is no priority within the same priority level. 80H to 82H correspond to the coprocessor use permission (CU0 to CU2), respectively. ത് ത്

4.1.2 Overview of Exception Causes

The following is an overview of the exception causes handled in this CPU.

(1) RESET

These are signals generated when inputting a reset. For details, see CHAPTER 7 RESET.

(2) FENMI, FEINT, and EIINT

These are interrupt signals that are input from the interrupt controller to activate a certain program. For details about the interrupt functions, see **3.3 Interrupt Function Registers** and the specifications of the interrupt controller incorporated in your product.

(3) SYSERR

This is a system error exception. This exception occurs when an error defined by the hardware specifications is detected. An error that occurs at an instruction fetch access is reported as a resumable-type SYSERR exception. Other errors are reported as a terminating-type SYSERR exception.

Caution The cause of an SYSERR exception is determined according to the hardware functions. For details, see the hardware manual of the product used.

(4) FPI and FPP

These exceptions do not occur because the product does not have an FPU function.

(5) MIP and MDP

These are exceptions that occur when the MPU detects a violation. Detecting an exception is performed when the address at which the instruction will access the memory is calculated. For details, see **5.1 Memory Protection Unit (MPU)**.

(6) RIE

This is a reserved instruction exception. This exception occurs when an attempt is made to execute the opcode of an instruction other than an instruction whose operation is defined. The operation is the same as a RIE instruction whose operation is defined. For details, see **6.1.3 Reserved Instructions** and the RIE instruction in **CHAPTER 6 INSTRUCTION**.

(7) PIE

This is a privilege instruction exception. This exception occurs when an attempt is made to execute an instruction that does not have the required privilege. For details, see **2.1.3 CPU Operating Modes and Privileges**, **2.2 Instruction Execution**, and **2.5.3 (1) LDSR and STSR**.

(8) UCPOP

This is an exception that occurs when an attempt is made to execute a coprocessor instruction when the coprocessor in question is not usable.



(9) MAE

This is an exception that occurs when the result of address calculation is a misaligned address. For details, see

2.6.3 Data Alignment.

(10) TRAP, FETRAP, and SYSCALL

These are exceptions that occur according to the result of instruction execution. For details, see **CHAPTER 6 INSTRUCTION**.



4.1.3 Types of Exceptions

This CPU divides exceptions into the following three types according how they are executed.

- Terminating exceptions
- Resumable exceptions
- Pending exceptions

(1) Terminating exceptions

This is an exception acknowledged by interrupting an instruction before its operation is executed. These exceptions include interrupts and imprecise exceptions.

These interrupts do not occur as a result of executing the current instruction and are not related to the instruction. When an interrupt occurs, the PSW.EP bit is cleared to 0, unlike other exceptions. Consequently, termination of the exception handler routine is reported to the external interrupt controller when the return instruction is executed. Be sure to execute an instruction that returns execution from an interrupt while the PSW.EP bit is cleared to 0.

Caution The PSW.EP bit is cleared to 0 only when an interrupt (INT0 to INT511, FEINT, or FENMI) is acknowledged. It is set to 1 when any other exception occurs.
 If an instruction to return execution from the exception handler routine that has been started by generation of an interrupt is executed while the PSW.EP bit is set to 1, the resources on the external interrupt controller might not be released, causing malfunctioning.

If the result of executing the instruction before the interrupted instruction was invalid, there is a delay, and then an imprecise exception occurs. For an imprecise exception, because instructions following the instruction that caused the exception might have already finished executing, resulting in the CPU state at the time of the exception cause not being saved, it is not possible to restore the original processing for re-execution after the processing of this kind of exception.

The return PC of a terminating exception is the PC of the terminated instruction (current PC).

(2) Resumable exceptions

This is an exception acknowledged during the execution of instruction operation before the execution is finished. Because this kind of an exception is correctly acknowledged without executing the next instruction, it is also called a precise exception. General-purpose registers or system registers are not updated because of the occurrence of this exception. The return PC from the exception also points to the instruction where the exception occurred, so execution can be restarted from the state of before the exception occurred.

The return PC of a resumable exception is the PC of the instruction which caused the exception (current PC).



(3) Pending exceptions

This is an exception acknowledged after the execution of an instruction finishes as a result of executing the instruction operation. Pending exceptions include software exceptions. Because pending exceptions occur as a result of normal instruction execution, the processing resumes with the instruction following the instruction that caused the pending exceptions when processing control is returned. The original processing can be normally continued after the exception handling.

The return PC of a pending exception is the PC of the next instruction (next PC).



4.1.4 Exception Acknowledgment Conditions and Priority Order

The CPU acknowledges only one exception at specific timing based on the exception acknowledgment conditions and priority order. The exception to be acknowledged is determined based on the exception acknowledgment conditions and priority order, as shown in **Figure 4-1** below.



Figure 4-1 Exception Acknowledgment Conditions and Priority Order

In **Table 4-1**, an exception with "0" in the acknowledgment condition column can be acknowledged when the corresponding bit is "0." For this kind of exception, acknowledgment is held pending when the corresponding bit is "1." When it changes to "0" and the acknowledgment conditions are met, acknowledgment of the exception becomes possible. If no value is specified for a bit, it is not an acknowledgment condition. If multiple bits are specified as conditions, all the conditions must be met simultaneously.

If more than two exceptions satisfy the acknowledgment conditions simultaneously, one exception is selected according to the priority order. The priority order is determined in multiple stages; priority level, and then priority. A smaller number has a higher priority.

When a terminating exception is not acknowledged, it is held pending. If it occurs at the time of a reset, it is not held pending. For details, see **4.2.1 Special Operations**.

For details about acknowledgment conditions, priority level, and priority, see Table 4-1 Exception Cause List.



4.1.5 Interrupt Exception Priority and Priority Masking

An interrupt (EIINT*n*) can be masked for each exception priority or interrupt priority by setting registers. This function allows the software implementation of an interrupt ceiling with a more flexible software structure and no maintenance.

Caution In V850E2 products, the ISPR, PMR, and ICSR registers were defined as functions of the interrupt controller. In this CPU, they are defined as functions of the CPU, but their functions are basically equivalent. Note that there are some differences in functionality.

Figure 4-2 shows an overview of the functions of interrupt exception priority and priority masking.



Figure 4-2 Interrupt Exception Priority and Priority Masking

- PMFP bit is also not present in the ICSR register because this bit is for the FPU.
- 3. The PMEI bit in the ICSR register indicates the generation of EIINTn that is masked by the PMR. Generation of an interrupt that is masked by the ISPR register or another masking function that becomes applicable before masking by the PMR register does not affect the PMEI bit.



(1) Interrupt priority

For an interrupt (EIINTn), the exception priority can be changed by setting registers.



Figure 4-3 Priority Relationship of EIINTn



(2) Interrupt priority mask

EIINT*n* might be masked at different priorities by the ISPR register and PMR register. These registers should be used as follows.

For the ISPR register, the bit corresponding to the priority is set (1) when the hardware acknowledges an interrupt, and interrupts with the same or lower priority are masked. When the EIRET instruction corresponding to the interrupt is executed, the corresponding bit of the ISPR register is cleared (0) to clear the mask.

This automatic interrupt ceiling makes multiplexed interrupt servicing easy without using software control. The PMR register allows you to mask specific interrupt priorities with software. Use it to raise the level of the interrupt ceiling temporarily in a program. The mask setting specified by the ISPR register and the mask setting of PMR might overlap, and an interrupt is masked if it is masked with one or the other of them. Normally, use the PMR register to raise the ceiling value from the ceiling value of the ISPR register.

The function of the INTCFG register allows you to disable auto update of the ISPR register upon acknowledgment of and return from an interrupt. To perform interrupt ceiling control by using software without using the function of the ISPR register, set (1) the ISPC bit of the INTCFG register, clear the ISPR register, and then control the ceiling value with software by using the PMR register.

Also, when you are using the PMR register, you can check if any interrupt is masked with the PMR register by using the ICSR register.



4.1.6 Return and Restoration

When exception handling has been performed, it might affect the original program that was interrupted by the acknowledged exception. This effect is indicated from two perspectives: "Return" and "Restoration".

- Return: Indicates whether or not the original program can be re-executed from where it was interrupted.
- Restoration: Indicates whether or not the processor statuses (status of processor resources such as general-purpose registers and system registers) can be restored as they were when the original program was interrupted.

An exception that cannot be returned or restored from ("No" in **Table 4-1**) might cause the return PC to be lost, making it impossible to return from the exception to the original processing by using a return instruction. An exception whose trigger cannot be selected is an unreturnable or unrestorable exception.

For an unrestorable exception, it is possible to return to the original program flow. However, because the state before the occurrence of the exception cannot be restored at that point, care must be taken in continuing subsequent program operation.

4.1.7 Context Saving

To save the current program sequence when an exception occurs, appropriately save the following resources according to the function definitions.

- Program counter (PC)
- Program status word (PSW)
- Exception cause code (EIIC, FEIC)
- Work system register (EIWR, FEWR)

The resource to use as the saving destination is determined according to the exception type. Saved resource determination is described below.

(1) Context saving

Exceptions with certain acknowledgment conditions might not be acknowledged at the start of exception handling, based on the pending bits (PSW.ID and NP bits) that are automatically set when another exception is acknowledged.

To enable processing of multiple exceptions of the same level that can be acknowledged again, certain information about the corresponding return registers and exception causes must be saved, such as to a stack. This information that must be saved is called the "context".

In principle, before saving the context, caution is needed to avoid the occurrence of exceptions at the same level. The work system registers that can be used for work to save the context, and the system registers that must be at least saved to enable multiple exception handling are called basic context registers. These basic context registers are provided for each level.



Exception Level	Basic Context Registers
El level	EIPC, EIPSW, EIIC, EIWR
FE level	FEPC, FEPSW, FEIC, FEWR

Table 4-2 Basic Context Registers



4.2 Operation When Acknowledging an Exception

Check whether each exception that is reported during instruction execution is acknowledged according to the priority. The procedure for exception-specific acknowledgment operation is shown below.

- <1> Check whether the acknowledgment conditions are satisfied and whether exceptions are acknowledged according to their priority.
- <2> Calculate the exception handler address according to the current PSW value^{Note 1}.
- <3> For FE level exceptions, the following processing is performed.
 - Saving the PC to FEPC
 - Saving the PSW to FEPSW
 - Storing the exception cause code in FEIC
 - Updating the PSW^{Note 2}
 - Store the exception handler address calculated in <2> in the PC, and then pass control to the exception handler.
- <4> For EI level exceptions, the following processing is performed.
 - Saving the PC to EIPC
 - Saving the PSW to EIPSW
 - Storing the exception cause code in EIIC
 - Updating the PSW^{Note 2}
 - Store the exception handler address calculated in <2> in the PC, and then pass control to the exception handler.

Notes 1. For details, see 4.5 Exception Handler Address.

2. For the values to be updated, see Table 4-1 Exception Cause List.

The following figure shows steps <1> to <4>.







4.2.1 Special Operations

(1) EP bit of PSW register

If an interrupt is acknowledged, the PSW.EP bit is cleared to 0. If an exception other than an interrupt is acknowledged, the PSW.EP bit is set to 1.

Depending on the EP bit setting, the operation changes when the EIRET or FERET instruction is executed. If the EP bit is cleared to 0, the bit with the highest priority (0 is the highest) among the bits set to 1 in ISPR.ISP7 to ISPR.ISP0 is cleared to 0. Also, the end of the exception handling routine is reported to the external interrupt controller. This function is necessary for correctly controlling resources, such as a request flag, on the interrupt controller when an interrupt is acknowledged or when execution returns from the interrupt. To return from an interrupt, be sure to execute the return instruction with the EP bit cleared to 0.

(2) Coprocessor unusable exception

This CPU does not have a coprocessor. If an attempt is made to execute a coprocessor instruction that is not included in the product or for which the operation state prevents use, or an LDSR or STSR instruction attempts to access a coprocessor system register, a coprocessor unusable exception (UCPOP) immediately occurs.

(3) Reserved instruction exception

If an opcode that is reserved for future function extension and for which no instruction is defined is executed, a reserved instruction exception (RIE) occurs.

However, which of the following two types of operations each opcode is to perform might be defined by the hardware specifications.

- Reserved instruction exception occurs.
- Operates as a defined instruction.

An opcode for which a reserved instruction exception occurs is always defined as an RIE instruction.

(4) Reset

Reset is performed in the same way as exception handling, but it is not regarded as EI level exception or FE level exception. The reset operation is the same that of an exception without acknowledgment conditions, but the value of each register is changed to the value after reset. In addition, execution does not return from the reset status. All exceptions that have occurred at the same time as CPU initialization are canceled and not acknowledged even after CPU initialization.

For details, see CHAPTER 7 RESET.



4.3 Return from Exception Handling

To return from exception handling, execute the return instruction (EIRET or FERET) corresponding to the relevant exception level.

When a context has been saved, such as to a stack, the context must be restored before executing the return instruction. When execution is returned from an irrecoverable exception, the status before the exception occurs in the original program cannot be restored. Consequently, the execution result might differ from that when the exception does not occur. The EIRET instruction is used to return from EI level exception handling and the FERET instruction is used to return from FE level exception handling.

When the EIRET or FERET instruction is executed, the CPU performs the following processing and then passes control to the return PC address.

- <1> When the EIRET instruction is executed, return PC and PSW are loaded from the EIPC and EIPSW registers. When the FERET instruction is executed, return PC and PSW are loaded from the FEPC and FEPSW registers.
- <2> Control is passed to the address indicated by the return PC that were loaded.
- <3> When the EIRET instruction is executed while EP = 0 and INTCFG.ISPC = 0, the CPU updates the ISPR register.

When the FERET instruction is executed, the CPU does not update the ISPR register.

The flow for returning from exception handling using the EIRET or FERET instruction is shown below.





Figure 4-5 Return Instruction-Based Exception Return Flow



4.4 Exception Management

This CPU does not have an exception management function.



4.5 Exception Handler Address

For this CPU, the exception handler address used for execution during reset input, exception acknowledgment, or interrupt acknowledgment can be changed according to the settings.

4.5.1 Resets, Exceptions, and Interrupts

The exception handler address for resets and exceptions is determined by using the direct vector method, in which the reference point of the exception handler address can be changed by using the PSW.EBV bit, RBASE register, and EBASE register. For interrupts, the direct vector method and table reference method can be selected for each channel. If the table reference method is selected, execution can branch to the address indicated by the exception handler table allocated in the memory.

Caution 1. The exception handler address of EIINT*n* selected using the direct vector method differs from that of V850E2 products. In V850E2 products, a different exception handler address is individually assigned to each interrupt channel (EIINT*n*). In this CPU, one exception handler address is assigned to each interrupt priority. Consequently, interrupts that have the same priority level branch to the same exception handler.

(1) Direct vector method

The CPU uses the result of adding the exception cause offset shown in **Table 4-3 Selection of Base Register/Offset Address** to the base address indicated by the RBASE or EBASE register as the exception handler address.

Whether to use the RBASE or EBASE register as the base address is selected according to the PSW.EBV bit^{Note 1}. If the PSW.EBV bit is set to 1, the EBASE register value is used as the base address. If the bit is cleared to 0, the RBASE register value is used as the base address.

However, reset input and some exceptions^{Note 2} always refer to the RBASE register.

In addition, user interrupts refer to the RINT bit of the corresponding base register, and reduce the offset address according to the bit status. If the RBASE.RINT bit or EBASE.RINT bit is set to 1, all user interrupts are handled using an offset of 100H. If the bit is cleared to 0, the offset address is determined according to **Table 4-3** Selection of Base Register/Offset Address.

- **Notes** 1. Exception acknowledgment itself sometimes updates the status of the PSW.EBV bit. In this case, the base register is selected based on the new bit value. For details, see **4.5 Exception Handler Address**.
 - 2. The exceptions that always reference RBASE are determined according to the hardware specifications.


Figure 4-6 Direct Vector Method



The table below shows how base register selection and offset address reduction function for each exception to determine the exception handler address. The PSW bit value determines the exception handler, based on the value after being updated due to the acknowledgment of an exception.



	PSW.EBV = 0	PSW.EBV = 1	RINT = 0	RINT = 1
		Base Register	0	ffset Address
RESET	RBASE	None ^{Note 1}	000H	000H
SYSERR			010H	010H
FETRAP		EBASE	030H	030H
TRAP0			040H	040H
TRAP1			050H	050H
RIE			060H	060H
FPP/FPI Note 3			070H	070H
UCPOP			080H	080H
MIP/MDP			090H	090H
PIE			0A0H	0A0H
Debug ^{Note 2}			0B0H	0B0H
MAE			0C0H	осон
(R.F.U.)			0D0H	0D0H
FENMI			0E0H	0E0H
FEINT			0F0H	0F0H
EIINT <i>n</i> (priority 0)			100H	100H
EIINT <i>n</i> (priority 1)			110H	
EIINT <i>n</i> (priority 2)			120H	
EIINT <i>n</i> (priority 3)			130H	
EIINT <i>n</i> (priority 4)			140H	
EIINT <i>n</i> (priority 5)			150H	
EIINT <i>n</i> (priority 6)			160H	
EIINT <i>n</i> (priority 7)			170H	

Table 4-3 Selection of Base Register/Offset Address

Notes 1. An exception generated to update EBV to 0.

2. The exception for debug function.

3. FPU exceptions do not occur because the product does not have an FPU.

Base register selection is used to execute the exception handling for resets and some hardware errors by using programs in a relatively reliable area such as ROM instead of areas that are easily affected by software errors such as RAM and cache areas. The user interrupt offset address reduction function is used to reduce the memory size required by the exception handler for specific system-internal operating modes. The main purpose of this is to minimize the amount of memory consumed in operating modes that use only the minimum functionality, which are used, for example, during system maintenance and diagnosis.



(2) Table reference method

In the direct vector method, there is one user-interrupt exception handler for each interrupt priority level, and interrupt channels that indicate multiple interrupts with the same priority branch to the same interrupt handler, but some users might want to use code areas that differ from the start time for each interrupt handler. When using the table reference method, if the table reference method is specified as the interrupt channel vector selection method for the interrupt controller, the method for determining the exception handler address when an interrupt request corresponding to that interrupt channel is acknowledged differs as follows.

- <1> In any of the following cases, the exception handler address is determined by using the direct vector method.
 - When PSW.EBV = 0 and RBASE.RINT = 1
 - When PSW.EBV = 1 and EBASE.RINT = 1
 - When the interrupt channel setting is not the table reference method
- <2> In cases other than <1>, calculate the table reference position.
 Exception handler address read position = INTBP register + channel number * 4 bytes
- <3> Read word data starting at the interrupt handler address read position calculated in <2>.
- <4> Use the word data read in <3> as the exception handler address.

Caution For details about the interrupt channel settings, see the hardware manual of the product used.

A table of exception handler address read positions corresponding to interrupt channels and an overview of the placement in memory are shown below.

Туре	Exception Handler Address Read Position
EIINT interrupt channel 0	INTBP + 0 * 4
EIINT interrupt channel 1	INTBP + 1 * 4
EIINT interrupt channel 510	INTBP + 510 * 4
EIINT interrupt channel 511	INTBP + 511 * 4

Table 4-4 Exception Handler Address Expansion





For details about the exception handler address selection method settings for each interrupt channel, see the hardware manual of the product used.



4.5.2 System Calls

For system call exceptions, the referenced table entry is selected according to the value of the vector specified based on the opcode and the value of the SCCFG.SIZE bit, and the exception handler address is calculated according to the contents of the table entry and the SCBP register value.

As an example, if table size *n* is specified by SCCFG.SIZE, the table entry is selected as shown below. Note that if the vector specified by the SYSCALL instruction (vector 8) is greater than table size *n*, the table entry referenced by vector n + 1 to 255 is table entry 0.

Vector	Exception Cause Code	Referenced Table Entry
0	0000 8000H	Table entry 0
1	0000 8001H	Table entry 1
2	0000 8002H	Table entry 2
n – 1	0000 8000H + (n – 1)H	Table entry n – 1
n	0000 8000H + nH	Table entry n
n + 1	0000 8000H + (n + 1)H	Table entry 0
254	0000 80FEH	Table entry 0
255	0000 80FFH	Table entry 0

Table 4-5 System Calls

Caution Because table entry 0 is selected even if a vector that exceeds n, which is specified for SCCFG.SIZE, is specified, allocate the error processing routine.



4.5.3 Models for Application

The following describes the relations among the RBASE, EBASE, and PSW.EBV bit, and the models intended for application. Principally, in cases where a reset occurs and there is no main code in the address space, this main code is first expanded into the address space (which is often in DRAM) by bootstrapping to enable execution, or it is used to when inserting an instruction cache into an exception handling routine.

Immediately after a reset, when PSW.EBV = 0, operations use the ROM area where the minimum maintenance code was placed as specified in RBASE. After bootstrapping, and after the required code has been expanded in RAM, the code position in the RAM is set to the EBASE register and the PSB.EBV bit is set to 1^{Note 1}.

Normally, this is the mode of software operations. As for exceptions or interrupts in the range of normal operations, because they are acknowledged when PSW.EBV = 1, the code operates in the RAM area indicated by EBASE, but in cases where phenomena (such as RAM errors or cache errors) occur that would indicate the RAM code itself has not remained correct, an exception is triggered to clear to 0 the PSB.EBV bit^{Note 2}. In such cases, there is a possibility that the exception handler itself might not be executed correctly using the code at the position indicated by EBASE, so control is moved to the exception handler in the ROM code indicated by RBASE and the PSW.EBV bit is cleared to 0.

Once the PSW.EBV bit is cleared to 0, even if an ordinary exception were to occur while in this mode, the status of the PSW.EBV bit is handed over, so that a mode enabling correct execution of RAM code is maintained, and operation uses code in the ROM area indicated by RBASE until the PSW.EBV bit is set to 1 by the maintenance code.

Notes 1. Normally, an EIRET or FERET instruction should be used to set the PSW.EBV bit to 1.

2. The hardware specifications determine which exception has which cause, and whether or not an exception is needed to clear PSW.EBV to 0.











Figure 4-9 Example of Model for Application (Address Map)



CHAPTER 5 MEMORY MANAGEMENT

This CPU provides the following functions for managing the memory.

- Memory protection unit (MPU)
- Mutual exclusion function
- Synchronization function



5.1 Memory Protection Unit (MPU)

Memory protection functions are provided in an MPU (memory protection unit) to maintain a smooth system by detecting and preventing unauthorized use of system resources by unreliable programs, runaway events, etc.

5.1.1 Features

(1) Memory access control

Multiple protection areas can be assigned to the address space. Consequently, unauthorized program execution or data manipulation by user programs can be detected and prevented. The upper and lower limit addresses of each area can be specified so that the address space can be used precisely and efficiently.

(2) Access management for each CPU operation mode

In this CPU, several status bits are used to control access to resources, and these bits are used in combination to perform protection that is appropriate, according to each program's level of reliability.

5.1.2 MPU Operation Settings

Before using a protection area, set up operation of the MPU function in supervisor mode. Normally, it is assumed that this setting is performed by management software, such as the OS.

Settings in supervisor mode fall into three types: initial settings, settings to change programs, and settings that are changed when handling exceptions. The processing flow is illustrated below.





Figure 5-1 Example of MPU Processing Flow

The initial settings are set as appropriate values in the MPM register. Always use the MPE bit to validate the MPU. The SVP bit should be set to 1 only when protection is also being performed by a supervisor such as an OS.

Caution In some products, the SVP bit is fixed to 0 and its value cannot be changed. For details, see the hardware manual of the product used.



Caution Perform the following procedures in advance only when the SVP bit will be set to 1.

- Before setting (to 1) the SR, SW, or SX bit in the protection area, correctly set up the MPUAn and MPLAn registers in the same protection area.
- No procedures are necessary if the SR, SW, and SX bits will not be set to 1.
- Note with caution that when the SVP bit is set to 1, the management program (OS, etc.) that sets the SVP itself cannot be executed. If a setting error is made, continued execution might become impossible due to recursive occurrence of MIP or MDP exceptions.

When switching programs, the protection area for the target program might need to be set up. For details about protection area settings, see **5.1.3 Protection Area Settings**.

During exception handling, unlike processing that sets a recovery as part of ordinary error processing, a

management program determines whether or not the address where the exception occurred can be used and,

when demand paging is performed to continue execution, the protection area might be changed.

As when programs are switched, protection area settings are changed, as described in **5.1.3** Protection Area **Settings** below.



5.1.3 Protection Area Settings

(1) Protection area settings

Set the respective protection areas appropriately. For details about registers, see **CHAPTER 3 REGISTER REFERENCE**.

Some additional description is provided below regarding certain caution points.

(a) E bit

This sets the target protection area setup as enabled or disabled. When disabled, all settings are disabled. Make sure valid setting values have been stored for other protection areas (MPUA, MPLA, and MPAT) before or at the time when this bit is set to 1.

(b) UX, UR, and UW bits

These bits indicate the access privileges for the target protection area during user mode.

(c) SX, SR, and SW bits

These bits indicate the access privileges for the target protection area during supervisor mode. These bits are valid only when the MPM.SVP bit has been set to 1. If the MPM.SVP bit has been cleared to 0, protection is not performed while in supervisor mode, regardless of the values of the SX, SR, and SW bits, and the entire address space becomes access-enabled.

Caution In some products, the SX, SR, and SW bits are fixed to 0 and their values cannot be changed. For details, see the hardware manual of the product used.

(d) G bit and ASID field

These are the G (Global) bit and the ASID field for comparison. When the G bit is cleared to 0, the values in the ASID register are compared to those in the MPAT.ASID field, and protection area settings are applied to determine accessibility only when these values match. When the G bit is set to 1, protection area settings are applied regardless of the ASID values.



5.1.4 Caution Points for Protection Area Setup

(1) Crossing protection area boundaries

When the range of the protection areas overlaps, enabling of the protection area always takes priority (that is, if any of the protection areas is enabled, protection is enabled for the area).

(2) Invalid protection area settings

Protection area settings are invalid in the following case.

• When value set to lower-limit address is larger than value set to upper-limit address

Caution Note, however, that addresses are handled as unsigned integers (0H to FFFFFFFH).



RH850G3K software

5.1.5 Access Control

In this CPU, accesses are controlled appropriately according to the settings specified as of the step described in **5.1.3 Protection Area Settings**. In any of the cases listed below, the CPU ensures logical integrity by limiting actual access, detecting violations before instruction execution is completed, and setting up exceptions.

- When about to execute an instruction that includes opcode, at an address outside the executable range
- · When about to execute an instruction that reads from an address outside the read-accessible range
- · When about to execute an instruction that writes to an address outside the write-accessible range

The specifics of access control vary depending on the hardware specifications, but all have the following points in common.

- When the access result is a prohibit judgment, it is not reflected in memory or I/O devices.
- When the access result is an enabled judgment, it is reflected in memory or I/O devices.

Cautions	1.	Even when access is enabled, there might be cases where access is blocked by another function that prohibits it.
	2.	In some cases, access judged to be prohibited may be executed for a memory or I/O device. The cases are as listed below. • Reading local RAM
		\cdot Reading of code flash memory by an instruction prefetched from the instruction cache
		Since execution in response to exceptions due to instructions that read from the local RAM or execute the results of prefetching and so on is inhibited, such access does not affect the execution of instructions. However, when a debugger is monitoring access to local RAM or code flash
		memory, it may observe access judged to be prohibited.



5.1.6 Violations and Exceptions

In this CPU, violations are detected during instruction fetch access or operand access according to the protection area settings, and an exception is generated.

- Execution protection violation (during instruction access)
- Data protection violation (during operand access)

(1) Execution protection violation (MIP exception)

This violation is detected when an instruction is executed. An execution protection violation such as this is detected when attempting to execute an instruction that has been placed in a non-executable area within the program area. When an execution protection violation is detected, an MIP exception always occurs.

(2) Data protection violation (MDP exception)

This violation is detected during data access by an instruction. A data protection violation such as this is detected when a memory access instruction attempts to access data from an access-prohibited part of the data area. When a data protection violation is detected, an MDP exception always occurs.

(3) Exception cause code and exception address

When an instruction protection violation or data protection violation has been detected, the exception cause code is determined as shown in **Table 5-1**. The determined exception cause code is set to the FEIC register. The MEA register is used to store either the PC of the instruction that detected the instruction protection violation or the access address used when the data protection violation occurred. The MEA register is shared in order to prevent simultaneous occurrence of MIP and MDP exceptions. Also, when a data protection violation occurs, the information of the instruction that caused the violation is stored in the MEI register.



		Bit Number and Bit Name										
	Operation Mode When Violation	31 to 25	24	23	22	21	20	19	18	17	16	15 to 0
Exception		_	MS	BL	RMW	SX	SW	SR	UX	UW	UR	_
MIP	User mode	0	0	0	0	_	_	_	_	_	_	90H
	Supervisor mode	0	0	0	0	_	_	_	_	_	_	90H
MDP	User mode	0	Note 5	Note 4	Note 3	0	0	0	0	Note 2	Note 1	91H
	Supervisor mode	0				0	Note 2	Note 1	0	0	0	91H

 Table 5-1 Exception Cause Code of Memory Protection Violation

Notes 1. When a read violation is caused by an instruction that includes a read operation, either the SR or UR bit is set to 1.

2. When a write violation is caused by an instruction that includes a write operation, either the SW or UW bit is set to 1.

- 3. This bit is set to 1 when a violation is caused by the SET1, NOT1, CLR1, or CAXI instruction.
- 4. This bit is set to 1 when a violation is caused by the PREPARE, DISPOSE, PUSHSP, or POPSP instruction.
- 5. This bit is set to 1 when the instruction causing the violation performs a misaligned access.

Remark UR: A violation is detected during a read operation in user mode (PSW.UM = 1).

- UW: A violation is detected during a write operation in user mode (PSW.UM = 1).
- UX: A violation is detected during instruction execution in user mode (PSW.UM = 1).
- SR: A violation is detected during a read operation in supervisor mode (PSW.UM = 0).
- SW: A violation is detected during a write operation in supervisor mode (PSW.UM = 0).
- SX: A violation is detected during instruction execution in supervisor mode (PSW.UM = 0).
- RMW: Set to 1 when the instruction causing the violation contains a read-modify-write operation (SET1, NOT1, CLR1, or CAXI).
- BL: Set to 1 when the instruction causing the violation performs a block transfer (PREPARE, DISPOSE, PUSHSP, or POPSP).
- MS: Set to 1 when the instruction causing the violation performs a misaligned access.

Caution In products where the value of the SVP bit is fixed to 0, the SR, SW, and SX bits are fixed to 0 and cannot be set to 1. For details on the SVP bit, see the hardware manual of the product used.



5.1.7 Memory Protection Setting Check Function

This CPU does not have a function for checking the memory protection settings.



RH850G3K software

5.2 Cache

This CPU does not have a cache.



5.3 Mutual Exclusion

This CPU provides instructions that enable shared resources to be controlled mutually exclusively from multiple programs when the system is operating in a multi-processor environment.

When using mutual exclusion, mutual exclusion variables have to be defined in the memory and all programs must operate in accordance with the appropriate instruction flow.

Caution Embedded CPUs in a single-processor configuration use a programming model in which data coherence is maintained by disabling the acknowledgment of maskable interrupts. This is a very easy and sure method of maintaining data coherence, but naturally in a multi-processor, multiple programs might be executing and attempting to use the data at the same time. In this case it is not possible to maintain data coherence simply by disabling maskable interrupt acknowledgment.

5.3.1 Shared Data that does not Require Mutual Exclusion Processing

This CPU maintains data access coherence even in a multi-processor environment by enabling the following types of access.

- Access in which the data is aligned to the size that matches the data type (aligned access)
 - LD, ST, SLD, SST, LDL, and STC instructions (LDL and STC are handled as LD and ST)
- Access by using a bit manipulation instruction (SET1, CLR1, or NOT1) (read-modify-write)
- · Access by using the CAXI instruction (read-modify-write)

With some exceptions, mutual exclusion is achieved by using these types of data access. In other words, it is guaranteed that while one CPU is executing the instructions that perform the above data accesses, another CPU is not accessing the data in question. This is known as an instruction being executed atomically or an instruction providing an atomic guarantee. Note that the atomic execution of an instruction means that a data access bus transaction completes with no disruption; it does not necessarily mean that a series of transactions has been completed.

Caution The extent to which coherency is guaranteed might be limited, depending on the hardware specifications. For example, for some memories, coherency might not be preserved even if aligned access is used. For details, see the hardware manual of the product used.

5.3.2 Performing Mutual Exclusion by Using the LDL.W and STC.W Instructions

This CPU cannot apply mutual exclusion to the LDL.W and STC.W instructions.



5.3.3 Performing Mutual Exclusion by Using the SET1 Instruction

The SET1 instruction can be used to perform mutual exclusion over multiple data arrays. By executing the SET1 instruction on the same bit in the memory and then checking the PSW.Z flag, which indicates the execution result, it can be determined whether lock acquisition succeeded or failed.

- Cautions 1. Depending on the hardware specifications, the system performance might drop if exclusive control is executed frequently by using the SET1 instruction, because this causes the bus to be occupied for a long time. It is therefore recommended to execute exclusive control by using the LDL/STC instructions as much as possible.
 - When performing mutual exclusion by using the SET1 instruction, to prevent the problem of excessive bus occupancy described in Caution 1 above, execute the snooze instruction before attempting to acquire a lock again after lock acquisition has failed, and adjust the lock acquisition loop execution interval.

(1) Sample code

The sample code of a spinlock executed by using the SET1 instruction is shown below.

Lock acquisition

```
mov lock_adr, r20
Lock: set1 0, 0[r20]
bz Lock_success
snooze
br Lock
Lock success:
```

Lock release

clr1 0, 0[r20]



5.3.4 Performing Mutual Exclusion by Using the CAXI Instruction

The CAXI instruction can be used to perform mutual exclusion over multiple data arrays. By executing the CAXI instruction on the same word in the memory and then checking the destination register, it can be determined whether lock acquisition succeeded or failed.

- **Cautions 1.** Depending on the hardware specifications, the system performance might drop if exclusive control is executed frequently by using the CAXI instruction, because this causes the bus to be occupied for a long time. It is therefore recommended to execute exclusive control by using the LDL/STC instructions as much as possible.
 - 2. When performing mutual exclusion by using the CAXI instruction, to prevent the problem of excessive bus occupancy described in Caution 1 above, execute the snooze instruction before attempting to acquire a lock again after lock acquisition has failed, and adjust the lock acquisition loop execution interval.

(1) Sample code

The sample code of a spinlock executed by using the CAXI instruction is shown below.

Lock acquisition

```
mov lock_adr, r20
Lock: mov 1, r21
caxi [r20], r0, r21
bz Lock_success
snooze
br Lock
Lock_success:
```

Lock release

st.w r0, 0[r20]



5.4 Synchronization Function

In order to improve the processing performance, this CPU executes subsequent instructions before the operation of the preceding instruction is completed, when there is no dependency between the instructions. For this reason, when the subsequent instructions need to wait for the completion of the operation of the preceding instruction, the synchronization procedure is required. This CPU provides the following four special instructions for the synchronization.

The SYNCP instruction is the special instruction, which synchronizes the pipeline to reflect the result of the preceding instructions to the subsequent instructions. The SYNCP instruction waits for the result of load instructions (until the loaded data is stored in a register), but does not wait for the result of store instructions (until the destination memory or memory-mapped control register is updated). Therefore, when the result of store instruction needs to be reflected to the subsequent instructions, perform a dummy read of the destination memory or control register of the store instruction, and then execute the SYNCP instruction.

The SYNCM instruction is the special instruction, which synchronizes memory accesses. The SYNCM instruction waits for the result of all preceding load instructions (until the loaded data is stored in a register) and the result of all preceding store instructions (until the destination memory or memory-mapped control register is updated). However, the SYNCM instruction may not guarantee the completion of updating of the memory or control register if it is attached to the bussystem or peripheral device, which completes store operation speculatively (i.e., updating of the memory or control register is delayed). When the result of updating of such memory or control register needs to be reflected to the subsequent instructions, perform a dummy read of the destination memory or control register of the store instruction, and then execute the SYNCP instruction.

The SYNCI instruction is the special instruction, which synchronizes instruction fetches. The SYNCI instruction discards unexecuted instructions in the pipeline, and re-fetches the subsequent instructions. The SYNCI instruction is used to reflect the result of the preceding instructions to the instruction fetch of the subsequent instructions. When the result of the store instruction needs to be reflected to the instruction fetch of the subsequent instruction (e.g., when updating memory to realize self-programming program or updating the control register to switch the code flash memory area), perform a dummy read of the destination of the store instruction, and then execute the SYNCI instruction.

The SYNCE instruction is the special instruction, which synchronizes all preceding imprecise exceptions (FPI exceptions). The FPI exceptions do not occur in this CPU because it does not have an FPU function.

Table 5-2 shows the effect of the synchronization instructions.

For the hazard resolution procedure for system registers, see APPENDIX A.



		Synchronization gu	uaranteed by the	SYNC instruction						
	Synchronization of	of instruction fetch	Synchronization of execution of the preceding instructi							
SYNC instruction	Re-fetch of subsequent instructions	Cache instruction/ Instruction to update cache operation function register ^{Note3}	Calculation	Load	Store instruction	FPI exception ^{Note4}				
SYNCP	—	_	Completion of execution	Completion of execution ^{Note1}	_	_				
SYNCM	_	_	Completion of execution	Completion of execution ^{Note1}	Completion of execution ^{Note2}	_				
SYNCI	Re-fetch after synchronization of execution of the preceding instruction	Completion of execution	Completion of execution	Completion of execution ^{Note1}	Completion of execution ^{Note2}	_				
SYNCE	—	_	_	_	_	Acceptance of exception				

Table 5-2 Effect of Synchronization Instructions

Notes 1. The SYNC instruction waits until the loaded data is stored in a register.

 The SYNC instruction waits until the destination memory or control register is updated. However, there may exist destinations, whose update cannot be guaranteed by the SYNC instruction. For details, see the hardware manual of the product used.

- The cache instruction is handled as the NOP instruction.
 This CPU does not have the cache operation function registers.
- 4. The FPI exceptions do not occur in this CPU because it does not have an FPU function.

Remark —: Not guaranteed



CHAPTER 6 INSTRUCTION

6.1 Opcodes and Instruction Formats

This CPU has two types of instructions: CPU instructions, which are defined as basic instructions, and coprocessor instructions, which are defined according to the application. This CPU does not have a coprocessor and so does not have coprocessor instructions.

6.1.1 CPU Instructions

Instructions classified as CPU instructions are allocated in the opcode area other than the area used in the format of the coprocessor instructions shown in **6.1.2 Coprocessor Instructions**.

CPU instructions are basically expressed in 16-bit and 32-bit formats. There are also several instructions that use option data to add bits, enabling the configuration of 48-bit and 64-bit instructions. For details, see the opcode of the relevant instruction in **6.2.2 Basic Instruction Set**.

Opcodes in the CPU instruction opcode area that do not define significant CPU instructions are reserved for future function expansion and cannot be used. For details, see **6.1.3 Reserved Instructions**.

(1) reg-reg instruction (Format I)

A 16-bit instruction format consists of a 6-bit opcode field and two general-purpose register specification fields.



(2) imm-reg instruction (Format II)

A 16-bit instruction format consists of a 6-bit opcode field, 5-bit immediate field, and a general-purpose register specification field.





(3) Conditional branch instruction (Format III)

A 16-bit instruction format consists of a 4-bit opcode field, 4-bit condition code field, and an 8-bit displacement field.



(4) 16-bit load/store instruction (Format IV)

A 16-bit instruction format consists of a 4-bit opcode field, a general-purpose register specification field, and a 7-bit displacement field (or 6-bit displacement field + 1-bit sub-opcode field).



In addition, a 16-bit instruction format consists of a 7-bit opcode field, a general-purpose register specification field, and a 4-bit displacement field.



(5) Jump instruction (Format V)

A 32-bit instruction format consists of a 5-bit opcode field, a general-purpose register specification field, and a 22bit displacement field.





(6) 3-operand instruction (Format VI)

A 32-bit instruction format consists of a 6-bit opcode field, two general-purpose register specification fields, and a 16-bit immediate field.



(7) 32-bit load/store instruction (Format VII)

A 32-bit instruction format consists of a 6-bit opcode field, two general-purpose register specification fields, and a 16-bit displacement field (or 15-bit displacement field + 1-bit sub-opcode field).



(8) Bit manipulation instruction (Format VIII)

A 32-bit instruction format consists of a 6-bit opcode field, 2-bit sub-opcode field, 3-bit bit specification field, a general-purpose register specification field, and a 16-bit displacement field.





(9) Extended instruction format 1 (Format IX)

This is a 32-bit instruction format that has a 6-bit opcode field and two general-purpose register specification fields, and handles the other bits as a sub-opcode field.

Caution Extended instruction format 1 might use part of the general-purpose register specification field or the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, see the description of each instruction in **6.2.2 Basic Instruction Set**.



(10) Extended instruction format 2 (Format X)

This is a 32-bit instruction format that has a 6-bit opcode field and uses the other bits as a sub-opcode field.

Caution Extended instruction format 2 might use part of the general-purpose register specification field or the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, see the description of each instruction in **6.2.2 Basic Instruction Set**.



(11) Extended instruction format 3 (Format XI)

This is a 32-bit instruction format that has a 6-bit opcode field and three general-purpose register specification fields, and uses the other bits as a sub-opcode field.

Caution Extended instruction format 3 might use part of the general-purpose register specification field or the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, see the description of each instruction in 6.2.2 Basic Instruction Set.





(12) Extended instruction format 4 (Format XII)

This is a 32-bit instruction format that has a 6-bit opcode field and two general-purpose register specification fields, and uses the other bits as a sub-opcode field.

Caution Extended instruction format 4 might use part of the general-purpose register specification field or the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, see the description of each instruction in **6.2.2 Basic Instruction Set**.



(13) Stack manipulation instruction format (Format XIII)

A 32-bit instruction format consists of a 5-bit opcode field, 5-bit immediate field, 12-bit register list field, 5-bit subopcode field, and one general-purpose register specification field (or 5-bit sub-opcode field).

The general-purpose register specification field is used as a sub-opcode filed, depending on the format of the instruction.

15	11	10			6	5			1	0) 3	31						21	20			16
				I	I			I			I		I		1		I			1	1	1
sub-op	code		opcoc	de			ir	nm						list						reg	2	

(14) Load/store instruction 48-bit format (Format XIV)

This is a 48-bit instruction format that has a 6-bit opcode field, two general-purpose register specification fields, and a 23-bit displacement field, and uses the other bits as a sub-opcode field.





6.1.2 Coprocessor Instructions

Instructions in the following format are defined as coprocessor instructions. This CPU does not have a coprocessor and so does not have coprocessor instructions.



Coprocessor instructions define the functions of each coprocessor.

(1) Coprocessor unusable exception

If an attempt is made to execute a coprocessor instruction, a coprocessor unusable exception (UCPOP) immediately occurs.

6.1.3 Reserved Instructions

An opcode reserved for future function extension and for which no instruction is defined is defined as a reserved instruction. It is defined by the hardware specifications that either of the following two types of operations is performed on the opcode of a reserved instruction.

- A reserved instruction exception occurs
- The reserved instruction is executed as an instruction

In this CPU, the following opcodes define the RIE instruction, which always causes a reserved instruction exception to occur.





6.2 Basic Instructions

6.2.1 Overview of Basic Instructions

(1) Load instructions

Execute data transfer from memory to register. The following instructions (mnemonics) are provided.

(a) LD instructions

- LD.B: Load byte
- LD.BU: Load byte unsigned
- LD.DW: Load double word
- LD.H: Load halfword
- LD.HU: Load halfword unsigned
- LD.W: Load word

(b) SLD instructions

- SLD.B: Short format load byte
- SLD.BU: Short format load byte unsigned
- SLD.H: Short format load halfword
- SLD.HU: Short format load halfword unsigned
- SLD.W: Short format load word

(2) Store instructions

Execute data transfer from register to memory. The following instructions (mnemonics) are provided.

(a) ST instructions

- ST.B: Store byte
- ST.DW: Store double word
- ST.H: Store halfword
- ST.W: Store word

(b) SST instructions

- SST.B: Short format store byte
- SST.H: Short format store halfword
- SST.W: Short format store word



(3) Multiply instructions

Execute multiplication in one clock cycle with the on-chip hardware multiplier. The following instructions (mnemonics) are provided.

- MUL: Multiply word
- MULH: Multiply halfword
- MULHI: Multiply halfword immediate
- MULU: Multiply word unsigned

(4) Multiply-accumulate instructions

After a multiplication operation, a value is added to the result. The following instructions (mnemonics) are available.

- MAC: Multiply and add word
- MACU: Multiply and add word unsigned

(5) Arithmetic instructions

Add, subtract, transfer, or compare data between registers. The following instructions (mnemonics) are provided.

- ADD: Add
- ADDI: Add immediate
- CMP: Compare
- MOV: Move
- MOVEA: Move effective address
- MOVHI: Move high halfword
- SUB: Subtract
- SUBR: Subtract reverse

(6) Conditional arithmetic instructions

Add and subtract operations are performed under specified conditions. The following instructions (mnemonics) are available.

- ADF: Add on condition flag
- SBF: Subtract on condition flag

(7) Saturated operation instructions

Execute saturated addition and subtraction. If the operation result exceeds the maximum positive value (7FFFFFFH), 7FFFFFFH returns. If the operation result exceeds the maximum negative value (80000000H), 80000000H returns. The following instructions (mnemonics) are provided.

- SATADD: Saturated add
- SATSUB: Saturated subtract
- SATSUBI: Saturated subtract immediate
- SATSUBR: Saturated subtract reverse



(8) Logical instructions

Include logical operation instructions. The following instructions (mnemonics) are provided.

- AND: AND
- ANDI: AND immediate
- NOT: NOT
- OR: OR
- ORI: OR immediate
- TST: Test
- XOR: Exclusive OR
- XORI: Exclusive OR immediate

(9) Data manipulation instructions

Include data manipulation instructions and shift instructions with arithmetic shift and logical shift. Operands can be shifted by multiple bits in one clock cycle through the on-chip barrel shifter. The following instructions (mnemonics) are provided.

- BINS: Bitfield insert
- BSH: Byte swap halfword
- BSW: Byte swap word
- CMOV: Conditional move
- HSH: Halfword swap halfword
- HSW: Halfword swap word
- ROTL: Rotate left
- SAR: Shift arithmetic right
- SASF: Shift and set flag condition
- SETF: Set flag condition
- SHL: Shift logical left
- SHR: Shift logical right
- SXB: Sign-extend byte
- SXH: Sign-extend halfword
- ZXB: Zero-extend byte
- ZXH: Zero-extend halfword

(10) Bit search instructions

The specified bit values are searched among data stored in registers.

- SCH0L: Search zero from left
- SCH0R: Search zero from right
- SCH1L: Search one from left
- SCH1R: Search one from right



(11) Divide instructions

Execute division operations. Regardless of values stored in a register, the operation can be performed using a constant number of steps. The following instructions (mnemonics) are provided.

- DIV: Divide word
- DIVH: Divide halfword
- DIVHU: Divide halfword unsigned
- DIVU: Divide word unsigned

(12) High-speed divide instructions

These instructions perform division operations. The number of valid digits in the quotient is determined in advanced from values stored in a register, so the operation can be performed using a minimum number of steps. The following instructions (mnemonics) are provided.

- DIVQ: Divide word quickly
- DIVQU: Divide word unsigned quickly

(13) Branch instructions

Include unconditional branch instructions (JARL, JMP, and JR) and a conditional branch instruction (Bcond) which accommodates the flag status to switch controls. Program control can be transferred to the address specified by a branch instruction. The following instructions (mnemonics) are provided.

- Bcond (BC, BE, BGE, BGT, BH, BL, BLE, BLT, BN, BNC, BNE, BNH, BNL, BNV, BNZ, BP, BR, BSA, BV,
 - BZ): Branch on condition code
- JARL: Jump and register link
- JMP: Jump register
- JR: Jump relative

(14) Loop instruction

LOOP: Loop

(15) Bit manipulation instructions

Execute logical operation on memory bit data. Only a specified bit is affected. The following instructions (mnemonics) are provided.

- CLR1: Clear bit
- NOT1: Not bit
- SET1: Set bit
- TST1: Test bit



(16) Special instructions

Include instructions not provided in the categories of instructions described above. The following instructions (mnemonics) are provided.

- CALLT: Call with table look up
- CAXI: Compare and exchange for interlock
- CLL^{Note1}: Clear load link
- CTRET: Return from CALLT
- DI: Disable interrupt
- DISPOSE: Function dispose
- EI: Enable interrupt
- EIRET: Return from trap or interrupt
- FERET: Return from trap or interrupt
- FETRAP: Software trap
- HALT: Halt
- LDSR: Load system register
- LDL.W Note2: Load linked word
- NOP: No operation
- POPSP: Pop registers from stack
- PREPARE: Function prepare
- PUSHSP: Push registers from stack
- RIE: Reserved instruction exception
- SNOOZE: Snooze
- STSR: Store system register
- STC.W Note2: Store conditional word
- SWITCH: Jump with table look up
- SYNCE: Synchronize exceptions
- SYNCI: Synchronize memory for instruction writers
- SYNCM: Synchronize memory
- SYNCP: Synchronize pipeline
- SYSCALL: System call
- TRAP: Trap
- Note 1. This CPU does not have a CLL instruction, and if it is issued, handles it as a reserved instruction.
 - 2. The LDL.W and STC.W instructions are handled as the LD.W and ST.W instructions, respectively.



6.2.2 Basic Instruction Set

This section details each instruction, dividing each mnemonic (in alphabetical order) into the following items.

- Instruction format: Indicates how the instruction is written and its operand(s) (for symbols, see Table 6-1).
- Operation: Indicates the function of the instruction (for symbols, see Table 6-2).
- Format: Indicates the instruction format (see 6.1 Opcodes and Instruction Formats).
- Opcode: Indicates the bit field of the instruction opcode (for symbols, see **Table 6-3**).
- Flag: Indicates the change of flags of PSW (program status word) after the instruction execution.
 "0" is to clear (reset), "1" to set, and "--" to remain unchanged.
- Description: Describes the operation of the instruction.
- Supplement: Provides supplementary information on the instruction.
- Caution: Provides precautionary notes.

Symbol	Meaning
reg1	General-purpose register (as source register)
reg2	General-purpose register (primarily as destination register with some as source registers)
reg3	General-purpose register (primarily used to store the remainder of a division result and/or the higher 32 bits of a multiplication result)
bit#3	3-bit data to specify bit number
imm×	×-bit immediate data
disp×	×-bit displacement data
regID	System register number
sellD	System register group number
vector×	Data to specify vector (× indicates the bit size)
cond	Condition code (see Table 6-4 Condition Codes)
сссс	4-bit data to specify condition code (see Table 6-4 Condition Codes)
sp	Stack pointer (r3)
ер	Element pointer (r30)
list12	Lists of registers
rh-rt	Indicates multiple general-purpose registers, from the general-purpose register indicated by <i>rh</i> to the general-purpose register indicated by <i>rt</i> .

Table 6-1 Conventions of Instruction Format


Symbol	Meaning		
<i>←</i>	Assignment		
GR [a]	Value stored in general-purpose register a		
SR [a, b]	Value stored in system register (RegID = a, SeIID = b)		
(n:m)	Bit selection. Select from bit <i>n</i> to bit <i>m</i> .		
zero-extend (n)	Zero-extends "n" to word		
sign-extend (n)	Sign-extends "n" to word		
load-memory (a, b)	Reads data of size <i>b</i> from address <i>a</i>		
store-memory (a, b, c)	Writes data b of size c to address a		
extract-bit (a, b)	Extracts value of bit b of data a		
set-bit (a, b)	Sets value of bit b of data a		
not-bit (a, b)	Inverts value of bit b of data a		
clear-bit (a, b)	Clears value of bit b of data a		
saturated (n)	Performs saturated processing of "n." If $n \ge 7FFFFFFH$, $n = 7FFFFFFH$. If $n \le 80000000H$, $n = 80000000H$.		
result	Outputs results on flag		
Byte	Byte (8 bits)		
Halfword	Halfword (16 bits)		
Word	Word (32 bits)		
==	Comparison (true upon a match)		
!=	Comparison (true upon a mismatch)		
+	Add		
-	Subtract		
	Bit concatenation		
×	Multiply		
÷	Divide		
%	Remainder of division results		
AND	AND		
OR	OR		
XOR	Exclusive OR		
NOT	Logical negate		
logically shift left by	Logical left-shift		
logically shift right by	Logical right-shift		
arithmetically shift right by	Arithmetic right-shift		



Table 6-3	Conventions	of Opcode
-----------	-------------	-----------

Symbol	Meaning	
R	1-bit data of code specifying reg1 or regID	
r	1-bit data of code specifying reg2	
w	1-bit data of code specifying reg3	
D	1-bit data of displacement (indicates higher bits of displacement)	
d	1-bit data of displacement	
I	1-bit data of immediate (indicates higher bits of immediate)	
i	1-bit data of immediate	
V	1-bit data of code specifying vector (indicates higher bits of vector)	
v	1-bit data of code specifying vector	
сссс	4-bit data for condition code specification (See Table 6-4 Condition Codes)	
bbb	3-bit data for bit number specification	
L	1-bit data of code specifying general-purpose register in register list	
S	1-bit data of code specifying EIPC/FEPC, EIPSW/FEPSW in register list	
Р	1-bit data of code specifying PSW in register list	

Table 6-4 Condition Codes

Condition Code (cccc)	Condition Name	Condition Formula	
0000	V	OV = 1	
1000	NV	OV = 0	
0001	C/L	CY = 1	
1001	NC/NL	CY = 0	
0010	Z	Z = 1	
1010	NZ	Z = 0	
0011	NH	(CY or Z) = 1	
1011	Н	(CY or Z) = 0	
0100	S/N	S = 1	
1100	NS/P	S = 0	
0101	Т	Always (Unconditional)	
1101	SA	SAT = 1	
0110	LT	(S xor OV) = 1	
1110	GE	(S xor OV) = 0	
0111	LE	((S xor OV) or Z) = 1	
1111	GT	((S xor OV) or Z) = 0	



<a>Arithmetic instr	uction>	
ADD		Add register/immediate
		Add
[Instruction format]	(1) A	DD reg1, reg2
	(2) A	DD imm5, reg2
[Operation]	(1) G	GR [reg2] ← GR [reg2] + GR [reg1]
	(2) G	$R [reg2] \leftarrow GR [reg2] + sign-extend (imm5)$
[Format]	(1) F	ormat I
	(2) F	ormat II
[Opcode]	(1) [1]	0 rrr001110RRRR
	15	
[Flags]	CY	"1" if a carry occurs from MSB; otherwise, "0".
	OV	"1" if overflow occurs; otherwise, "0".
	S	"1" if the operation result is negative; otherwise, "0".
	Z	"1" if the operation result is "0"; otherwise, "0".
	SAT	_
[Description]	(1) A	dds the word data of general-purpose register reg1 to the word data of general-purpose
	register	reg2 and stores the result in general-purpose register reg2. General-purpose register reg1 is
	not affe	cted.
	(2) A	dds the 5-bit immediate data, sign-extended to word length, to the word data of general-
	purpose	e register reg2 and stores the result in general-purpose register reg2.



<Arithmetic instruction>

ADDI		Add immediate
		Add immediate
[Instruction format]	ADDI imm16, reg1, reg2	
[Operation]	GR [reg2] \leftarrow GR [reg1] + sign-extend (imm16)	
[Format]	Format VI	
[Opcode]	15 0 31 16 rrrrr110000RRRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	
[Flags]	 CY "1" if a carry occurs from MSB; otherwise, "0". OV "1" if overflow occurs; otherwise, "0". S "1" if the operation result is negative; otherwise, "0". Z "1" if the operation result is "0"; otherwise "0". SAT — 	
[Description]	Adds the 16-bit immediate data, sign-extended to word length, to the word register reg1 and stores the result in general-purpose register reg2. Gen not affected.	



<Conditional Operation Instructions>

	eration Instruct	lions>				Add on condition flag		
ADF								
						Conditional add		
[Instruction format]	ADF cccc, I	reg1, reg2, r	eg3					
[Operation]	if conditions	are satisfied	t					
	then GR [re	g3] ← GR [re	eg1] + GR [reg2] +1					
	else GR [reo	g3] ← GR [re	eg1] + GR [reg2] +0					
[Format]	Format XI							
[Opcode]	15	0	31	16				
[- 000 00]			wwwww011101cccc					
	L		I					
[Flags]	CY	"1" if a car	rry occurs from MSB;	otherwise, "0'				
	OV "1" if overflow occurs; otherwise, "0".							
	S "1" if the operation result is negative; otherwise, "0".							
	Z "1" if the operation result is "0"; otherwise, "0".							
	SAT	—						
[Description]	Adds 1 to th	e result of a	dding the word data o	f general-pur	oose regist	er reg1 to the word data		
	general-purpose register reg2 and stores the result of addition in general-purpose register reg3, if							
	the condition specified as condition code "cccc" is satisfied.							
	If the condition specified as condition code "cccc" is not satisfied, the word data of general-purpos							
	register reg1 is added to the word data of general-purpose register reg2, and the result is stored							
	general-purpose register reg3.							
	General-pur	pose registe	ers reg1 and reg2 are	not affected.	Designate	one of the condition code		
	shown in the	e following ta	able as [cccc]. (cccc is	not equal to	1101.)			
	Condition			Condition		1		
	Condition Code	Name	Condition Formula	Condition Code	Name	Condition Formula		
	0000	V	OV = 1	0100	S/N	S = 1		
	1000	NV	OV = 0	1100	NS/P	S = 0		
	0001	C/L	CY = 1	0101	Т	Always (Unconditional)		
	1001	NC/NL	CY = 0	0110	LT	(S xor OV) = 1		
	0010	Z	Z = 1	1110	GE	(S xor OV) = 0		
	1010	NZ	Z = 0	0111	LE	((S xor OV) or Z) = 1		
	0011	NH	(CY or Z) = 1	1111	GT	((S xor OV) or Z) = 0		
		1		1	1 m			

1011

Н



(CY or Z) = 0

(1101)

Setting prohibited

<logical instruct<="" th=""><th>ion></th><th></th><th></th></logical>	ion>		
AND			AND
			AND
[Instruction format]	AND reg	1, reg2	
[Operation]	GR [reg2]	← GR [reg2] AND GR [reg1]	
[Format]	Format I		
[Opcode]	15 rrrrr0	0 01010RRRRR	
[Flags]	CY OV	 0	
	S	"1" if operation result word data MSB is "1"; otherwise, "0".	
	Z	"1" if the operation result is "0"; otherwise, "0".	
	SAT	_	
[Description]		word data of general-purpose register reg2 with the word data of general-pustores the result in general-purpose register reg2. General-purpose register	



<Logical instruction>

<logical instruct<="" th=""><th></th><th></th></logical>		
ANDI		AND immediate
		AND immediate
[Instruction format]	ANDI imn	n16, reg1, reg2
[Operation]	GR [reg2]	← GR [reg1] AND zero-extend (imm16)
[Format]	Format VI	
[Opcode]	15	0 31 16
	rrrr1	10110RRRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiii
[Flags]	CY	_
	OV	0
	S	"1" if operation result word data MSB is "1"; otherwise, "0".
	Z	"1" if the operation result is "0"; otherwise, "0".
	SAT	_
[Description]	ANDs the	word data of general-purpose register reg1 with the 16-bit immediate data, zero-exten
	to word le	ngth, and stores the result in general-purpose register reg2. General-purpose register
	is not affe	cted.



<branch instruct<="" th=""><th>ion></th></branch>	ion>				
Bcond	Branch on condition code with 9-bit displacement				
	Conditional branch				
[Instruction format]	(1) Board diaro				
[Instruction format]	(1) Bcond disp9				
	(2) Bcond disp17				
[Operation]	(1) if conditions are satisfied				
	then PC \leftarrow PC + sign-extend (disp9)				
	(2) if conditions are satisfied				
	then PC \leftarrow PC + sign-extend (disp17)				
[Format]	(1) Format III				
	(2) Format VII				
[Opcode]	15 0				
(1)	dddd1011dddcccc				
(')	ddddddd is the higher 8 bits of disp9.				
	cccc is the condition code of the condition indicated by cond (see Table 6-5 Bcond Instructions15003116				
(2)	00000111111DCCCC dddddddddddddd				
	ddddddddddddd is the higher 16 bits of disp17.				
	cccc is the condition code of the condition indicated by cond. (For details, see Table 6-5 Bcond				
	Instructions.)				
[Flags]	CY —				
	OV —				
	s —				
	Z —				
	SAT —				
[Description]	(1) Checks each PSW flag specified by the instruction and branches if a condition is met;				
	otherwise, executes the next instruction. The PC of branch destination is the sum of the current PC				
	value and the 9-bit displacement (= 8-bit immediate data shifted by 1 and sign-extended to word				
	length).				
	(2) Checks each PSW flag specified by the instruction and then adds the result of logically				
	shifting the 16-bit immediate data 1 bit to the left and sign-extending it to word length to the current				
	PC value if the conditions are satisfied. Control is then transferred. If the conditions are not satisfie				
	the system continues to the next instruction. BR (0101) cannot be specified as the condition code.				

RENESAS

[Supplement]

Bit 0 of the 9-bit displacement is masked to "0". The current PC value used for calculation is the address of the first byte of this instruction. The displacement value being "0" signifies that the branch destination is the instruction itself.

Instruction		Condition Code (cccc)	Flag Status	Branch Condition
Signed	BGE	1110	(S xor OV) = 0	Greater than or equal to signed
integer	BGT	1111	((S xor OV) or Z) = 0	Greater than signed
	BLE	0111	((S xor OV) or Z) = 1	Less than or equal to signed
	BLT	0110	(S xor OV) = 1	Less than signed
Unsigned	BH	1011	(CY or Z) = 0	Higher (Greater than)
integer	BL	0001	CY = 1	Lower (Less than)
	BNH	0011	(CY or Z) = 1	Not higher (Less than or equal)
	BNL	1001	CY = 0	Not lower (Greater than or equal)
Common	BE	0010	Z = 1	Equal
	BNE	1010	Z = 0	Not equal
Others	BC	0001	CY = 1	Carry
	BF	1010	Z = 0	False
	BN	0100	S = 1	Negative
	BNC	1001	CY = 0	No carry
	BNV	1000	OV = 0	No overflow
	BNZ	1010	Z = 0	Not zero
	BP	1100	S = 0	Positive
	BR	0101	_	Always (Unconditional)
				Cannot be specified when using instruction format (2).
	BSA	1101	SAT = 1	Saturated
	BT	0010	Z = 1	True
	BV	0000	OV = 1	Overflow
	BZ	0010	Z = 1	Zero

Table 6-5	Bcond	Instructions

Cautions

The branch condition loses its meaning if a conditional branch instruction is executed on a signed integer (BGE, BGT, BLE, or BLT) when the saturated operation instruction sets "1" to the SAT flag. In normal operations, if an overflow occurs, the S flag is inverted (0 → 1 or 1 → 0). This is because the result is a negative value if it exceeds the maximum positive value and it is a positive value if it exceeds the maximum negative value. However, when a saturated operation instruction is executed, and if the result exceeds the maximum positive value, the result is saturated with a positive value; if the result exceeds the maximum negative value, the result is saturated with a negative value. Unlike the normal operation, the S flag is not inverted even if an overflow occurs.
For Bcond disp17 (instruction format (2)), BR (0101) cannot be specified as the condition code.



BINS			Bitfield Insert		
Dirto			Insert bit in register		
Instruction format]	BINS reg	g1, pos, width, reg2			
Operation]	GR [reg2]	$] \leftarrow GR[reg2](31:width+pos) \parallel GR[reg1](v)$	width-1:0) GR[reg2](pos-1:0)		
Format]	Format IX	ζ			
[Opcode]	15	0 31 16			
	rrrrr1	11111RRRRR MMMMK0001001LLL0	(msb \geq 16, lsb \geq 16)		
	15	0 31 16			
	rrrr1	11111RRRRR MMMMK0001011LLL0	(msb ≥ 16, lsb < 16)		
	15	0 31 16			
	rrrrr1	11111RRRRR MMMMK0001101LLL0	(msb < 16, lsb < 16)		
	Most sign	ificant bit of field to be updated: msb = po	os+width-1		
	Least sig	nificant bit of field to be updated: lsb = po	S		
	мммм = Іс	ower 4 bits of msb, KLLL = lower 4 bits of	lsb		
[Flags]	CY	_			
	OV	0			
	S	"1" if operation result word data MSE	3 is "1"; otherwise, "0".		
	Z	"1" if operation result is "0"; otherwis	se, "0".		
	SAT	_			
[Description]	Loads the	e lower width bits in general-purpose regis	ster reg1 and stores them from the bit position		
	pos + width –1 in the specified field in general-purpose register reg2 in bit pos. This instruction does				
	not affect	any fields in general-purpose register reg	g2 except the specified field, nor does it affect		
	general-p	urpose register reg1.			
Supplement]	The most	significant bit (msb: bit pos + width – 1) i	in the field in general-purpose register reg2 to h		
	updated and the least significant bit (lsb: bit pos) in this field are specified by using, respectively the				
	lower 4 bits, the MMMM and KLLL fields in the BINS instruction.				
	The lower 3 bits of the sub-opcode field (bits 23 to 21) differ depending on the msb and lsb values.				
	The opera	ation is undefined if msb < lsb.			



Byte swap halfword BSH Byte swap of halfword data [Instruction format] BSH reg2, reg3 [Operation] GR [reg3] ← GR [reg2] (23:16) || GR [reg2] (31:24) || GR [reg2] (7:0) || GR [reg2] (15:8) Format XII [Format] [Opcode] 15 0 31 16 rrrr11111100000 wwwww01101000010 CY "1" when there is at least one byte value of zero in the lower halfword of the operation [Flags] result; otherwise; "0". OV 0 "1" if operation result word data MSB is "1"; otherwise, "0". S Ζ "1" when lower halfword of operation result is "0"; otherwise, "0". SAT [Description] Executes endian swap.



Byte swap word BSW Byte swap of word data [Instruction format] BSW reg2, reg3 [Operation] GR [reg3] ← GR [reg2] (7:0) || GR [reg2] (15:8) || GR [reg2] (23:16) || GR [reg2] (31:24) [Format] Format XII [Opcode] 15 0 31 16 rrrr11111100000 wwwww01101000000 CY "1" when there is at least one byte value of zero in the word data of the operation [Flags] result; otherwise; "0". OV 0 "1" if operation result word data MSB is "1"; otherwise, "0". S Ζ "1" if operation result word data is "0"; otherwise, "0". SAT [Description] Executes endian swap.



CALLT

[Operation]

Call with table look up

Subroutine call with table look up

[Instruction format] CALLT imm6

$$\begin{split} & \text{CTPC} \leftarrow \text{PC} + 2 \text{ (return PC)} \\ & \text{CTPSW}(4:0) \leftarrow \text{PSW}(4:0) \\ & \text{adr} \leftarrow \text{CTBP} + \text{zero-extend (imm6 logically shift left by 1)}^{\text{Note}} \\ & \text{PC} \leftarrow \text{CTBP} + \text{zero-extend (Load-memory (adr, Half-word))} \end{split}$$

Note An MDP exception might occur depending on the result of address calculation.

[Format]	Format II	
[Opcode]	15 0 000001000iiiii	
[Flags]	CY —	
	OV —	
	S —	
	Z —	
	SAT —	
[Description]	The following steps are taken.	
	(1) Transfers the contents of both return PC and PSW to CTPC and CTPSW.	
	(2) Adds the CTBP value to the 6-bit immediate data, logically left-shifted by 1, and zero-	
	extended to word length, to generate a 32-bit table entry address.	
	(3) Loads the halfword entry data of the address generated in step (2) and zero-extend to wor	d
	length.	
	(4) Adds the CTBP value to the data generated in step (3) to generate a 32-bit target address.	
	(5) Jumps to the target address.	
Cautions	1. When an exception occurs during CALLT instruction execution, the execution is aborted after the end of the read/write cycle.	
	2. Memory protection is performed when executing a memory read operation to read the CALLT	
	instruction table. When memory protection is enabled, the data for generating a target address	
	from a table allocated in an area to which access from a user program is prohibited cannot be loaded.	



CAXI

Compare and exchange for interlock

Comparison and swap

[Instruction format]	CAXI [reg	j1], reg2, reg3
[Operation]	$adr \gets GR$	[reg1] ^{Note}
	token \leftarrow L	.oad-memory (adr, Word)
	result $\leftarrow 6$	GR[reg2] – token
	If result ==	= 0
	then Sto	re-memory (adr, GR[reg3], Word)
	GR	[reg3] ← token
	else Sto	re-memory(adr, token, Word)
	GR	[reg3] ← token
[Format]		n MAE or MDP exception might occur depending on the result of address alculation.
[Opcode]	15 rrrr1	031 16
[Flags]	CY	"1" if a borrow occurs in the <i>result</i> operation; otherwise, "0"
	OV	"1" if overflow occurs in the <i>result</i> operation; otherwise, "0"
	S	"1" if result is negative; otherwise, "0"
	Z	"1" if result is 0; otherwise, "0"
	SAT	_



- [Description] Word data is read from the specified address and compared with the word data in general-purpose register reg2, and the result is indicated by flags in the PSW. Comparison is performed by subtracting the read word data from the word data in general-purpose register reg2. If the comparison result is "0", word data in general-purpose register reg3 is stored in the generated address, otherwise the read word data is stored in the generated address. Afterward, the read word data is stored in general-purpose register reg3. General-purpose registers reg1 and reg2 are not affected.
 - **Cautions 1**. This instruction provides an atomic guarantee aimed at exclusive control, and during the period between read and write operations, the target address is not affected by access due to any other cause.
 - 2. The CAXI instruction is included for backward compatibility. If you are using a multi-core system and require an atomic guarantee, use the LDL.W and STC.W instructions.
 - According to the CPU core hardware specifications, a misaligned access exception (MAE) might occur as a result of address calculation.
 For details, see the hardware manual of the product used.



<special instruct<="" th=""><th>on></th><th></th></special>	on>	
		Clear Load Link
CLL		Clear atomic manipulation link
[Instruction format]	CLL	
[Operation]	Llbit ← 0	
[Format]	Format X	
[Opcode]	15 031 16 111111111111111111111111111111111111	
[Flags]	СҮ —	
	ov —	
	s —	
	Z —	
	SAT —	
[Description]	This CPU does not have a CLL instruction, and i	f it is issued, handles it as a reserved instruction.



<Bit manipulation instruction>

Bit manipulation	n instruction>	
CLR1		Clear bit
		Bit clear
[Instruction format]	 (1) CLR1 bit#3, disp16 [reg1] (2) CLR1 reg2, [reg1] 	
[Operation]	 (1) adr ← GR [reg1] + sign-extend (disp16)^{Note} token ← Load-memory (adr, Byte) Z flag ← Not (extract-bit (token, bit#3)) token ← clear-bit (token, bit#3) Store-memory (adr, token, Byte) (2) adr ← GR [reg1]^{Note} token ← Load-memory (adr, Byte) Z flag ← Not (extract-bit (token, reg2)) token ← clear-bit (token, reg2) Store-memory (adr, token, Byte) Note An MDP exception might occur depending on the result of address calor	culation.
[Format]	(1) Format VIII(2) Format IX	
[Opcode]	15 0 31 16 (1) 10bbb111110RRRRR dddddddddddddddddddddddddddddd	
[Flags]	CY — OV — S — Z "1" if bit specified by operand = "0", "0" if bit specified by operand = "1" SAT —	



[Description]	(1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Byte data is read from the generated addres
	then the bits indicated by the 3-bit bit number are cleared (0) and the data is written back to the
	original address.
	(2) Reads the word data of general-purpose register reg1 to generate a 32-bit address. Byte data
	is read from the generated address, the bits indicated by the lower three bits of reg2 are cleared (0),
	and the data is written back to the original address.
[Supplement]	The Z flag of PSW indicates the status of the specified bit (0 or 1) before this instruction is executed
	and does not indicate the content of the specified bit after this instruction is executed.
Caution This	instruction provides an atomic guarantee aimed at exclusive control, and during the period
betwe	een read and write operations, the target address is not affected by access due to any other
cause	э.



CMOV		Conditional move
		Conditional move
[Instruction format]	 CMOV cccc, reg1, reg2, reg3 CMOV cccc, imm5, reg2, reg3 	
[Operation]	 if conditions are satisfied then GR [reg3] ← GR [reg1] else GR [reg3] ← GR [reg2] if conditions are satisfied then GR [reg3] ← sign-extended (imm5) else GR [reg3] ← GR [reg2] 	
[Format]	(1) Format XI(2) Format XII	
[Opcode]	15 0 31 16 (1) rrrr111111RRRR wwww011001cccc0 15 0 31 16 (2) rrrr111111iiiii wwww011000cccc0	
[Flags]	CY — OV — S — Z — SAT —	



[Description]

(1) When the condition specified by condition code "cccc" is met, data in general-purpose register reg1 is transferred to general-purpose register reg3. When that condition is not met, data in general-purpose register reg2 is transferred to general-purpose register reg3. Specify one of the condition codes shown in the following table as "cccc".

Condition code	Name	Condition formula	Condition code	Name	Condition formula
0000	V	OV = 1	0100	S/N	S = 1
1000	NV	OV = 0	1100	NS/P	S = 0
0001	C/L	CY = 1	0101	Т	Always (unconditional)
1001	NC/NL	CY = 0	1101	SA	SAT = 1
0010	Z	Z = 1	0110	LT	(S xor OV) = 1
1010	NZ	Z = 0	1110	GE	(S xor OV) = 0
0011	NH	(CY or Z) = 1	0111	LE	((S xor OV) or Z) = 1
1011	Н	(CY or Z) = 0	1111	GT	((S xor OV) or Z) = 0

(2) When the condition specified by condition code "cccc" is met, 5-bit immediate data signextended to word-length is transferred to general-purpose register reg3. When that condition is not met, the data in general-purpose register reg2 is transferred to general-purpose register reg3. Specify one of the condition codes shown in the following table as "cccc".

Condition code	Name	Condition formula	Condition code	Name	Condition formula
0000	V	OV = 1	0100	S/N	S = 1
1000	NV	OV = 0	1100	NS/P	S = 0
0001	C/L	CY = 1	0101	Т	Always (Unconditional)
1001	NC/NL	CY = 0	1101	SA	SAT = 1
0010	Z	Z = 1	0110	LT	(S xor OV) = 1
1010	NZ	Z = 0	1110	GE	(S xor OV) = 0
0011	NH	(CY or Z) = 1	0111	LE	((S xor OV) or Z) = 1
1011	Н	(CY or Z) = 0	1111	GT	((S xor OV) or Z) = 0

[Supplement]

See the description of the SETF instruction.



<Arithmetic instruction> Compare register/immediate (5-bit) CMP Compare [Instruction format] (1) CMP reg1, reg2 (2) CMP imm5, reg2 [Operation] (1) result ← GR [reg2] – GR [reg1] (2) result ← GR [reg2] – sign-extend (imm5) [Format] (1) Format I Format II (2) [Opcode] 0 15 rrrrr001111RRRRR (1)15 0 rrrrr010011iiiii (2)[Flags] CY "1" if a borrow occurs from MSB; otherwise, "0". OV "1" if overflow occurs; otherwise, "0". S "1" if the operation result is negative; otherwise, "0". Ζ "1" if the operation result is "0"; otherwise, "0". SAT [Description] (1) Compares the word data of general-purpose register reg2 with the word data of general-

Description] (1) Compares the word data of general-purpose register reg2 with the word data of generalpurpose register reg1 and outputs the result through the PSW flags. Comparison is performed by subtracting the reg1 contents from the reg2 word data. General-purpose registers reg1 and reg2 are not affected.

> (2) Compares the word data of general-purpose register reg2 with the 5-bit immediate data, signextended to word length, and outputs the result through the PSW flags. Comparison is performed by subtracting the sign-extended immediate data from the reg2 word data. General-purpose register reg2 is not affected.



CTRET

Return from CALLT

Return from subroutine call

[Instruction format]	CTRET		
[Operation]	PC ← C1 PSW(4:0	TPC)) ← CTPSW(4:0)	
[Format]	Format X	(
[Opcode]	15 000001	0 31 16 11111100000 000000101000100	
[Flags]	CY OV S Z SAT	Value read from CTPSW is set. Value read from CTPSW is set.	
[Description]	 Loads the return PC and PSW (the lower 5 bits) from the appropriate system register and returns from a routine under CALLT instruction. The following steps are taken: (1) The return PC and the return PSW (the lower 5 bits) are loaded from the CTPC and CTPS (2) The values are restored in PC and PSW (the lower 5 bits) and the control is transferred to return address. 		
Caution When the	ne CTRET ii	nstruction is executed, only the lower 5 bits of the PSW register are updated; the	

higher 27 bits retain their previous values.



Special instruct	ion>	
DI		Disable interrupt
		Disable EI level maskable exception
[Instruction format]	DI	
[Operation]	$PSW.ID \leftarrow$	1 (Disables El level maskable interrupt)
[Format]	Format X	
[Opcode]	15	0 31 16
[0]0000]		111100000 000000101100000
[Flags]	CY	_
	OV	_
	S	_
	Z	—
	SAT	_
	ID	1
[Description]		he ID flag of the PSW to disable the acknowledgement of EI level maskable exceptions
	after the exe	ecution of this instruction.
[Supplement]	Overwrite o	f flags in the PSW by this instruction becomes valid as of the next instruction.
[]		.UIC bit has been cleared to 0, this instruction is a supervisor-level instruction.
		.UIC bit has been set to 1, this instruction can always be executed.



<special instruct<="" th=""><th>ion></th></special>	ion>
DISPOSE	Function dispose
	Stack frame deletion
[Instruction format]	(1) DISPOSE imm5, list12
	(2) DISPOSE imm5, list12, [reg1]
[Operation]	(1) tmp \leftarrow sp + zero-extend (imm5 logically shift by 2)
	foreach (all regs in list12) {
	adr ← tmp ^{Notes 1, 2}
	GR[reg in list12] ← Load-memory (adr, Word)
	$tmp \leftarrow tmp + 4$
	}
	sp ← tmp
	(2) tmp \leftarrow sp + zero-extend (imm5 logically shift by 2)
	foreach (all regs in list12) {
	adr ← tmp ^{Notes 1, 2}
	GR[reg in list12] ← Load-memory (adr, Word)
	$tmp \leftarrow tmp + 4$
	}
	$PC \leftarrow GR[reg1]$
	sp ← tmp
	Notes 1. An MDP exception might occur depending on the result of address calculation.
	2. When loading to memory, the lower 2 bits of adr are masked to 0.
[Format]	Format XIII

[Opcode]

 15
 0 31
 16

 (1)
 0000011001iiiii
 LLLLLLLLLL00000

 15
 0 31
 16

 (2)
 0000011001iiiii
 LLLLLLLLLLLRRRRR

RRRR ≠ 00000 (Do not specify r0 for reg1.)

The values of LLLLLLLLLL are the corresponding bit values shown in register list "list12" (for example, the "L" at bit 21 of the opcode corresponds to the value of bit 21 in list12). list12 is a 32-bit register list, defined as follows.



31	30	29	28	27	26	25	24	23	22	21	20 1	0
r24	r25	r26	r27	r20	r21	r22	r23	r28	r29	r31		r30

Bits 31 to 21 and bit 0 correspond to general-purpose registers (r20 to r31), so that when any of these bits is set (1), it specifies a corresponding register operation as a processing target. For example, when r20 and r30 are specified, the values in list12 appear as shown below (register bits that do not correspond, i.e., bits 20 to 1 are set as "Don't care").

- When all of the register's non-corresponding bits are "0": 08000001H
- When all of the register's non-corresponding bits are "1": 081FFFFH

[Flags]	CY	—
	OV	—
	S	_
	Z	—
	SAT	_

[Description]	(1) Adds the 5-bit immediate data, logically left-shifted by 2 and zero-extended to word length, to
	sp; returns to general-purpose registers listed in list12 by loading the data from the address
	specified by sp and adds 4 to sp.
	(2) Adds the 5-bit immediate data, logically left-shifted by 2 and zero-extended to word length, to
	sp; returns to general-purpose registers listed in list12 by loading the data from the address
	specified by sp and adds 4 to sp; and transfers the control to the address specified by general-
	purpose register reg1.
[Supplement]	General-purpose registers in list12 are loaded in descending order (r31, r30, r20). The imm5
	restores a stack frame for automatic variables and temporary data. The lower 2 bits of the address
	specified by sp is always masked to "0" and aligned to the word boundary.
Cautions 1. If	an exception occurs while this instruction is being executed, execution of the instruction might

Cautions 1. If an exception occurs while this instruction is being executed, execution of the instruction might be stopped after the read/write cycle and the register value write operation are completed, but sp will retain its original value from before the start of execution. The instruction will be executed again later, after a return from the exception.
 2. For instruction format (2) DISPOSE imm5, list12, [reg1], do not specify r0 for reg1.



DIV	Divide word
	Division of (signed) word data
Instruction format]	DIV reg1, reg2, reg3
Operation]	$GR [reg2] \leftarrow GR [reg2] \div GR [reg1]$
	GR [reg3] ← GR [reg2] % GR [reg1]
Format]	Format XI
[Opcode]	15 0 31 16 rrrr111111RRRR wwwww01011000000 1000000
Flags]	CY —
	OV "1" if overflow occurs; otherwise, "0".
	S "1" if the operation result quotient is negative; otherwise, "0".
	Z "1" if the operation result quotient is "0"; otherwise, "0".
	SAT —
Description]	Divides the word data of general-purpose register reg2 by the word data of general-purpose regist
	reg1 and stores the quotient to general-purpose register reg2 with the remainder set to general-
	purpose register reg3. General-purpose register reg1 is not affected. When division by zero occurs
	an overflow results and all operation results except for the OV flag are undefined.
Supplement]	Overflow occurs when the maximum negative value (80000000H) is divided by -1 with the quotien
	= 80000000H and when the data is divided by 0 with quotient being undefined.
	If reg2 and reg3 are the same register, the remainder is stored in that register.
	When an exception occurs during the DIV instruction execution, the execution is aborted to proces
	the exception. The execution resumes at the original instruction address upon returning from the
	exception. General-purpose register reg1 and general-purpose register reg2 retain their values price
	to execution of this instruction.



<divide instruction<="" th=""><th>on></th><th></th></divide>	on>	
DIVH		Divide halfword
		Division of (signed) halfword data
[Instruction format]	(1)	DIVH reg1, reg2
	(2)	DIVH reg1, reg2, reg3
[Operation]	(1)	GR [reg2] \leftarrow GR [reg2] \div sign-extend(GR [reg1](15:0))
	(2)	GR [reg2] \leftarrow GR [reg2] \div sign-extend(GR [reg1](15:0))
	GR [re	eg3] ← GR [reg2] % sign-extend(GR [reg1](15:0))
[Format]	(1)	Format I
	(2)	Format XI
[Opcode]	1	5 0
	(1) r	rrrr000010RRRRR
	RRRRF	R ≠ 00000 (Do not specify r0 for reg1.)
	rrrri	$c \neq 00000$ (Do not specify r0 for reg2.)
	1	5 0 31 16
	(2) r	rrrr111111RRRRR wwww0101000000
[Flags]	CY	_
	OV	"1" if overflow occurs; otherwise, "0".
	S	"1" if the operation result quotient is negative; otherwise, "0".
	Z	"1" if the operation result quotient is "0"; otherwise, "0".
	SAT	_
[Description]	(1)	Divides the word data of general-purpose register reg2 by the lower halfword data of general-
	purpos	e register reg1 and stores the quotient to general-purpose register reg2. General-purpose
	registe	r reg1 is not affected. When division by zero occurs, an overflow results and all operation
	results	except for the OV flag are undefined.
	(2)	Divides the word data of general-purpose register reg2 by the lower halfword data of general-
	purpos	e register reg1 and stores the quotient to general-purpose register reg2 with the remainder
	set to g	general-purpose register reg3. General-purpose register reg1 is not affected. When division by
	zero oc	ccurs, an overflow results and all operation results except for the OV flag are undefined.



[Supplement] (1) The remainder is not stored. Overflow occurs when the maximum negative value (80000000H) is divided by -1 with the quotient = 80000000H and when the data is divided by 0 with quotient being undefined. When an exception occurs during the DIVH instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction. Overflow occurs when the maximum negative value (8000000H) is divided by -1 with the (2) quotient = 80000000H and when the data is divided by 0 with quotient being undefined. If reg2 and reg3 are the same register, the remainder is stored in that register. When an exception occurs during the DIVH instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.

Cautions 1. If general-purpose registers reg2 and reg3 are specified as being the same register, the operation result quotient is not stored in reg2, so the flag is undefined.

2. Do not specify r0 as reg1 and reg2 for DIVH reg1 and reg2 in instruction format (1).



<Divide instruction>

Divide halfword unsigned							
Division of (unsigned) halfword data							
DIVHU reg1, reg2, reg3							
R [reg2] ← GR [reg2] ÷ zero-extend(GR [reg1](15:0)) R [reg3] ← GR [reg2] % zero-extend(GR [reg1](15:0))							
Format XI							
15 0 31 16 rrrr11111RRRRR wwww0101000010							
CY—OV"1" if overflow occurs; otherwise, "0".S"1" when the operation result quotient word data is "1"; otherwise, "0"Z"1" if the operation result quotient is "0"; otherwise, "0".SAT—							
Divides the word data of general-purpose register reg2 by the lower halfword data of general- purpose register reg1 and stores the quotient to general-purpose register reg2 with the remainder set to general-purpose register reg3. General-purpose register reg1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.							
Overflow occurs by division by zero (with the operation result being undefined). If reg2 and reg3 are the same register, the remainder is stored in that register. When an exception occurs during the DIVHU instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.							



<High-speed divide instructions>

Divide word quickly

Division of (signed) word data (variable steps)

[Instruction format]	DIVQ reg1, reg2, reg3
[Operation]	GR [reg2] ← GR [reg2] ÷ GR [reg1] GR [reg3] ← GR [reg2] % GR [reg1]
[Format]	Format XI
[Opcode]	15 0 31 16 rrrr111111RRRRR wwwww01011111100
[Flags]	CY—OV"1" when overflow occurs; otherwise, "0".S"1" when operation result quotient is a negative value; otherwise, "0".Z"1" when operation result quotient is a "0"; otherwise, "0".SAT—
[Description]	Divides the word data in general-purpose register reg2 by the word data in general-purpose register reg1, stores the quotient in reg2, and stores the remainder in general-purpose register reg3. General-purpose register reg1 is not affected. The minimum number of steps required for division is determined from the values in reg1 and reg2, then this operation is executed. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.
[Supplement]	 Overflow occurs when the maximum negative value (8000000H) is divided by -1 (with the quotient = 8000000H) and when the data is divided by 0 with the quotient being undefined. If reg2 and reg3 are the same register, the remainder is stored in that register. When an exception occurs during execution of this instruction, the execution is aborted. After exception handling is completed, the execution resumes at the original instruction address when returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction. The smaller the difference in the number of valid bits between reg1 and reg2, the smaller the number of execution cycles. In most cases, the number of instruction cycles is smaller than that of the ordinary division instruction. If data of 16-bit integer type is divided by another 16-bit integer type data, the difference in the number of valid bits is 15 or less, and the operation is completed within 20 cycles.



Cautions	1. If general-purpose registers reg2 and reg3 are specified as being the same register, the
	operation result quotient is not stored in reg2, so the flag is undefined.
	2. For the accurate number of execution cycles, see the appendix.
	3. If the number of execution cycles must always be constant to guarantee real-time features, use
	the ordinary division instruction.



<High-speed divide instructions>

Divide word unsigned quickly

DIVQU

Division of (unsigned) word data (variable steps)

[Instruction format]	DIVQU reg1, reg2, reg3						
[Operation]	R [reg2] ← GR [reg2] ÷ GR [reg1] R [reg3] ← GR [reg2] % GR [reg1]						
[Format]	Format XI						
[Opcode]	15 0 31 16 rrrr111111RRRRR wwwww01011111110						
[Flags]	CY—OV"1" when overflow occurs; otherwise, "0".S"1" when operation result quotient is a negative value; otherwise, "0".Z"1" when operation result quotient is a "0"; otherwise, "0".SAT—						
[Description]	Divides the word data in general-purpose register reg2 by the word data in general-purpose register reg1, stores the quotient in reg2, and stores the remainder in general-purpose register reg3. General-purpose register reg1 is not affected. The minimum number of steps required for division is determined from the values in reg1 and reg2, then this operation is executed. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.						
[Supplement]	 An overflow occurs when there is division by zero (the operation result is undefined). If reg2 and reg3 are the same register, the remainder is stored in that register. When an exception occurs during execution of this instruction, the execution is aborted. After exception handling is completed, using the return address as this instruction's start address, the execution resumes when returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction. The smaller the difference in the number of valid bits between reg1 and reg2, the smaller the number of execution cycles. In most cases, the number of instruction cycles is smaller than that of the ordinary division instruction. If data of 16-bit integer type is divided by another 16-bit integer type data, the difference in the number of valid bits is 15 or less, and the operation is completed within 20 cycles. 						



Cautions	1. If general-purpose registers reg2 and reg3 are specified as being the same register, the
	operation result quotient is not stored in reg2, so the flag is undefined.
	2. For the accurate number of execution cycles, see the appendix.
	3. If the number of execution cycles must always be constant to guarantee real-time features, use
	the ordinary division instruction.



<Divide instruction>

DIVU	Divide word unsigned			
2	Division of (unsigned) word data			
nstruction format]	DIVU reg1, reg2, reg3			
Operation]	GR [reg2] ← GR [reg2] ÷ GR [reg1] GR [reg3] ← GR [reg2] % GR [reg1]			
⁻ ormat]	Format XI			
[Opcode]	15 0 31 16 rrrrr111111RRRRR wwwww01011000010 10000000			
Flags]	CY—OV"1" if overflow occurs; otherwise, "0".S"1" when operation result quotient word data MSB is "1"; otherwise, "0".Z"1" if the operation result quotient is "0"; otherwise, "0".SAT—			
Description]	Divides the word data of general-purpose register reg2 by the word data of general-purpose register reg1 and stores the quotient to general-purpose register reg2 with the remainder set to general-purpose register reg3. General-purpose register reg1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag a undefined.			
Supplement]	When an exception occurs during the DIVU instruction execution, the execution is aborted to process the exception. If reg2 and reg3 are the same register, the remainder is stored in that register. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.			



<special instruction=""></special>					
EI	Enable interrupt				
	Enable EI level maskable exception				
[Instruction format]	EI				
[Operation]	PSW.ID \leftarrow 0 (enables EI level maskable exception)				
[Format]	Format X				
[Opcode]	15 0 31 16 1000011111100000 0000000101100000 0000000101100000				
[Flags]	СҮ —				
	ov —				
	s —				
	Z —				
	SAT —				
	ID 0				
[Description]	Clears the ID flag of the PSW to "0" and enables the acknowledgement of maskable exceptions starting the next instruction.				
[Supplement]	If the MCTL.UIC bit has been cleared to 0, this instruction is a supervisor-level instruction. If the MCTL.UIC bit has been set to 1, this instruction can always be executed.				



EIRET

Return from trap or interrupt

Return from EL level exception

[Instruction format]	EIRET			
[Operation]	$PC \leftarrow EIPC$ $PSW \leftarrow EIPSW$			
[Format]	Format X			
[Opcode]	15 0 31 16 0000011111100000 0000000101001000 0000000101001000			
[Flags]	CY OV S Z SAT	Value read from EIPSW is set Value read from EIPSW is set Value read from EIPSW is set Value read from EIPSW is set		
[Description]	Returns execution from an EI level exception. The return PC and PSW are loaded from the EIPC and EIPSW registers and set in the PC and PSW, and control is passed. If EP = 0, it means that interrupt (EIINT <i>n</i>) processing has finished, so the corresponding bit of the ISPR register is cleared.			
[Supplement]	This instruction is a supervisor-level instruction.			


<Special instruction>

FERET

Return from trap or interrupt

Return from FE level exception

[Instruction format]	FERET				
[Operation]	$PC \leftarrow FE$ $PSW \leftarrow$				
[Format]	Format X	(
[Opcode]	15 000002	031	16		
[Flags]	CY OV S	Value read from FEF Value read from FEF Value read from FEF	SW is set		
	Z SAT	Value read from FEF Value read from FEF	SW is set		
[Description]		execution from an FE leve SW registers and set in th		C and PSW are loaded from the FEF rol is passed.	ъС
[Supplement]	This inst	ruction is a supervisor-leve	l instruction.		
status the pr when in acc	(PSW) is cha ogram blocks these bits are ordance with	anged by a control prograr on which to effect the har changed to accord with t	n such as the OS. Use the dware function associated he mounted CPU. The ha the FERET instruction is	n when the CPU's operating e FERET instruction to clarify d with the UM bit in the PSW rdware function that operates s guaranteed to be effected	



<Special instruction>

FETRAP

FE-level Trap

FE level software exception

[Instruction format]	FETRAP vector4

 $\mathsf{PSW.UM} \gets \mathsf{0}$

 $\mathsf{PSW}.\mathsf{NP} \leftarrow \mathsf{1}$

 $\mathsf{PSW}.\mathsf{EP} \leftarrow \mathsf{1}$

 $\mathsf{PSW.ID} \leftarrow \mathsf{1}$

- $\mathsf{PC} \gets \mathsf{exception} \ \mathsf{handler} \ \mathsf{address}^{\mathsf{Note} \ \mathsf{2}}$
- Notes 1. See Table 4-1 Exception Cause List.
 - 2. See 4.5 Exception Handler Address.

[Format]	Format I	
[Opcode]	15 0vvvv	0 00001000000
	Where v	vvvv is vector4.
	Do not s	et 0H to vector4 (vvvv \neq 0000).
[Flags]	CY	—
	OV	—
	S	—
	Z	_

SAT



[Description]

Saves the contents of the return PC (address of the instruction next to the FETRAP instruction) and the current contents of the PSW to FEPC and FEPSW, respectively, stores the exception cause code in the FEIC register, and updates the PSW according to the exception causes listed in **Table 4-1**. Execution then branches to the exception handler address and exception handling is started. **Table 6-6** shows the correspondence between vector4 and exception cause codes and exception handler address offset. Exception handler addresses are calculated based on the offset addresses listed in **Table 6-6**. For details, see **4.5 Exception Handler Address**.

Table 6-6 Correspondence between vector4 and Exception Cause Codes

vector4	Exception Cause Code	Offset Address
00H	Not	specifiable
01H	00000031H	30H
02H	00000032H	
0FH	0000003FH	

and Exception Handler Address Offset



<Special instruction>

	Halt
HALT	
	Halt

[Instruction format]	HALT
[Operation]	Places the CPU core in the HALT state.
[Format]	Format X
[Opcode]	15 0 31 16 0000011111100000 000000100100000 0000001001000000
[Flags]	CY OV S Z SAT
[Description]	 Places the CPU core that executed the HALT instruction in the HALT state. Occurrence of the HALT state release request will return the system to normal execution status. If an exception is acknowledged while the system is in HALT state, the return PC of that exception is the PC of the instruction that follows the HALT instruction. The HALT state is released under the following condition. A terminating exception occurs
	 Even if the conditions for acknowledging the above exceptions are not satisfied (due to the ID or NP value), as long as a HALT mode release request exists, HALT state is released (for example, even if PSW.ID = 1, HALT state is released when INT0 occurs). Note, however, that the HALT mode will not be released if terminating exceptions are masked by the following mask settings, which are defined individually for each function: Terminating exceptions are masked by an interrupt channel mask setting specified by the interrupt controller^{Note}. Terminating exceptions are masked by a mask setting defined by a hardware function other than the above.
[Supplement]	This instruction is a supervisor-level instruction.



<Data manipulation instructions> Halfword swap halfword HSH Halfword swap of halfword data [Instruction format] HSH reg2, reg3 [Operation] GR [reg3] ← GR [reg2] [Format] Format XII [Opcode] 15 0 31 16 rrrr11111100000 wwww01101000110 CY "1" if the lower halfword of the operation result is "0"; otherwise, "0". [Flags] OV 0 S "1" if operation result word data MSB is "1"; otherwise, "0". Ζ "1" if the lower halfword of the operation result is "0"; otherwise, "0". SAT ____ [Description] Stores the content of general-purpose register reg2 in general-purpose register reg3, and stores the flag judgment result in PSW.



<Data manipulation instruction>

HSW		Halfword swap word
		Halfword swap of word data
[Instruction format]	HSW reg	2, reg3
[Operation]	GR [reg3]	← GR [reg2] (15:0) ∥ GR [reg2] (31:16)
[Format]	Format XI	I
[Opcode]	15 rrrrr1	031 16 1111100000 wwww01101000100
[Flags]	CY otherwise OV S Z SAT	 "1" when there is at least one halfword of zero in the word data of the operation result; "0". "1" if operation result word data MSB is "1"; otherwise, "0". "1" if operation result word data is "0"; otherwise, "0".
[Description]		endian swap.



<branch instruct<="" th=""><th>ion></th><th></th><th></th><th></th><th></th></branch>	ion>				
JARL					Jump and register link
					Branch and register link
[Instruction format]	(1) JARL	disp22, reg2			
	(2) JARL	disp32, reg1			
	(3) JARL	[reg1], reg3			
[Operation]	(1) GR [re	g2] ← PC + 4			
	$PC \leftarrow PC + s$	ign-extend (disp22)			
	(2) GR [re	g1] ← PC + 6			
	$PC \leftarrow PC + c$	lisp32			
	(3) GR[re] ← PC + 4			
	$PC \leftarrow GR[reg]$] 1]			
[Format]	(1) Forma	t V			
	(2) Forma	t VI			
	(3) Forma	t XI			
[Opcode]	15	0 31	16	6	
	(1) rrrrr	11110dddddd ddd	.ddddddddddd		
	dddddddd	dadadadada is th	ne higher 21 bits of	f disp22.	
	rrrrr ≠ 0 0	0000 (Do not specify	r0 for reg2.)		
	15	0 31	16	6 47	32
	(2) 00000	010111RRRRR ddd	dadadadadada		DDD
	DDDDDDDD	DDDDDDDddddddd	dddddd is the hig	gher 31 bits of disp3	2.
		0000 (Do not specify			
	15	0 31	16	;	
	(3) 11000	111111RRRRR WWW	WW00101100000		
	wwwww ≠ 000	000 (Do not specify r	0 for reg3.)	-	
[Flags]	CY	_			
r~9~1	OV	_			
	S	_			
	Z	_			
	SAT	_			



[Description]	(1) Saves the current PC value + 4 in general-purpose register reg2, adds the 22-bit
	displacement data, sign-extended to word length, to PC; stores the value in and transfers the control
	to PC. Bit 0 of the 22-bit displacement is masked to "0".
	(2) Saves the current PC value + 6 in general-purpose register reg1, adds the 32-bit
	displacement data to PC and stores the value in and transfers the control to PC. Bit 0 of the 32-bit
	displacement is masked to "0".
	(3) Stores the current PC value + 4 in reg3, specifies the contents of reg1 for the PC value, and
	then transfers the control.
[Supplement]	The current PC value used for calculation is the address of the first byte of this instruction itself. The
	jump destination is this instruction with the displacement value = 0. JARL instruction corresponds to
	the call function of the subroutine control instruction, and saves the return PC address in either reg1
	or reg2. JMP instruction corresponds to the return function of the subroutine control instruction, and
	can be used to specify general-purpose register containing the return address as reg1 to the return
	PC.

Caution Do not specify r0 for the general-purpose register reg2 in the instruction format (1) JARL disp22, reg2.
 Do not specify r0 for the general-purpose register reg1 in the instruction format (2) JARL disp32, reg1.
 Do not specify r0 for the general-purpose register reg3 in the instruction format (3) JARL [reg1], reg3.



<Branch instruction>

<branch instruct<="" th=""><th>101></th></branch>	101>
JMP	Jump register
	Unconditional branch (register relative)
[Instruction format]	(1) JMP [reg1]
	(2) JMP disp32 [reg1]
[Operation]	(1) PC \leftarrow GR [reg1]
	(2) PC \leftarrow GR [reg1] + disp32
[Format]	(1) Format I
	(2) Format VI
[Opcode]	15 0 (1) 000000011RRRR
	15 0 31 16 47 32 (2) 00000110111RRRRR dddddddddddddddddddddddddddd
	DDDDDDDDDDDDDDDdddddddddddd is the higher 31 bits of disp32.
[Flags]	СҮ —
	OV —
	s —
	Z —
	SAT —
[Description]	(1) Transfers the control to the address specified by general-purpose register reg1. Bit 0 of
	address is masked to "0".
	(2) Adds the 32-bit displacement to general-purpose register reg1, and transfers the contro
	resulting address. Bit 0 of the address is masked to "0".
[Supplement]	Using this instruction as the subroutine control instruction requires the return PC to be specifie
	general-purpose register reg1.



<branch instruct<="" th=""><th>ion></th></branch>	ion>
10	Jump relative
JR	Unconditional branch (PC relative)
[Instruction format]	(1) JR disp22
	(2) JR disp32
[Operation]	(1) $PC \leftarrow PC + sign-extend (disp22)$
	(2) $PC \leftarrow PC + disp32$
[Format]	(1) Format V
	(2) Format VI
[Opcode]	<u>15 0 31 16</u>
	(1) 0000011110dddddd dddddddddddddddd
	ddddddddddddddd is the higher 21 bits of disp22.
	<u>15 0 31 16 47 32</u>
	(2) 0000001011100000 ddddddddddddd DDDDDDDDDD
	DDDDDDDDDDDDDDdddddddddddd is the higher 31 bits of disp32.
[Flags]	CY —
	ov —
	\$ — 7
	Z — SAT —
[Description]	(1) Adds the 22-bit displacement data, sign-extended to word length, to the current PC and stores
	the value in and transfers the control to PC. Bit 0 of the 22-bit displacement is masked to "0".(2) Adds the 32-bit displacement data to the current PC and stores the value in PC and transfers
	the control to PC. Bit 0 of the 32-bit displacement is masked to "0".
[Quantan - 14]	The surrent DO value used for calculation is the address of the first bate of this is the first way in the first
[Supplement]	The current PC value used for calculation is the address of the first byte of this instruction itself. The displacement value being "0" signifies that the branch destination is the instruction itself.

4 -
rte
ita
n.
oian
sign- d address,
sign-
d address,

-Load instruction	۱>
	Load byte unsigned
LD.BU	
	Load of (unsigned) byte data
[Instruction format]	(1) LD.BU disp16 [reg1] , reg2
	(2) LD.BU disp23 [reg1], reg3
[Operation]	(1) adr ← GR [reg1] + sign-extend (disp16) ^{Note}
	GR [reg2] ← zero-extend (Load-memory (adr, Byte))
	(2) adr ← GR [reg1] + sign-extend (disp23) ^{Note}
	$GR [reg3] \leftarrow zero-extend (Load-memory (adr, Byte))$
	Note An MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VII
	(2) Format XIV
[Opcode]	15 031 16
	(1) rrrr11110bRRRRR ddddddddddddddd
	ddddddddddddd is the higher 15 bits of disp16, and b is bit 0 of disp16.
	rrrr \neq 00000 (Do not specify r0 for reg2.)
	15 031 1647 32
	(2) 00000111101RRRRR wwwwwddddddd0101 DDDDDDDDDDDDDDD
	Where RRRRR = reg1, wwwww = reg3.
	dddddd is the lower 7 bits of disp23.
	DDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	CY —
	ov —
	s _
	Z —
	SAT —
[Description]	(1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Byte data is read from the generated add
	zero-extended to word length, and stored in general-purpose register reg2.
	(2) Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Byte data is read from the generated add
	zero-extended to word length, and stored in general-purpose register reg3.

Caution Do not specify r0 for reg2.



<Load instruction>

<load instruc<="" th=""><th></th></load>	
LD.DW	Load Double Word
	Load of doubleword data
[Instruction format] LD.DW disp23[reg1], reg3
[Operation]	adr \leftarrow GR [reg1] + sign-extend (disp23) ^{Note}
	data \leftarrow Load-memory (adr, Double-word)
	GR [reg3 + 1] GR [reg3] ← data
	Note An MAE or MDP exception might occur depending on the result of address calculation.
[Format]	Format XIV
[Opcode]	<u>15 0 31 1647 32</u>
	00000111101RRRRR wwwwwdddddd01001 DDDDDDDDDDDDDDDD
	Where RRRRR = reg1, wwwww = reg3.
	dddddd is the lower side bits 6 to 1 of disp23.
	DDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	CY —
	ov —
	S —
	Z —
	SAT —
[Description]	Generates a 32-bit address by adding a 23-bit displacement value sign-extended to word length to
	the word data of general-purpose register reg1. Doubleword data is read from the generated 32-bit
	address and the lower 32 bits are stored in general-purpose register reg3, and the higher 32 bits in
	reg3 + 1.
[Supplement]	reg3 must be an even-numbered register.
	ccording to the CPU core hardware specifications, a misaligned access exception (MAE) might
	ccur as a result of address calculation.
	or details, see the hardware manual of the product used. lowever, a misaligned access exception will not occur if the result of address calculation has a
	rord boundary.

<load instruction<="" th=""><th><ا</th></load>	<ا
LD.H	Load halfword
	Load of (unsigned) halfword data
[Instruction format]	(1) LD.H disp16 [reg1] , reg2
	(2) LD.H disp23 [reg1] , reg3
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}
	$GR [reg2] \leftarrow sign-extend (Load-memory (adr, Halfword))$
	(2) adr ← GR [reg1] + sign-extend (disp23) ^{Note}
	$GR [reg3] \leftarrow sign-extend (Load-memory (adr, Halfword))$
	Note An MAE or MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VII
	(2) Format XIV
[Opcode]	<u>15 031 16</u>
	(1) rrrr111001RRRRR ddddddddddddddd
	Where ddddddddddddd is the higher 15 bits of disp16.
	<u>15 031 1647 32</u>
	(2) 00000111100RRRRR wwwwwdddddd00111 DDDDDDDDDDDDDD
	Where RRRRR = reg1, wwwww = reg3.
	ddddd is the lower side bits 6 to 1 of disp23.
	DDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	CY —
	OV —
	s —
	Z —
	SAT —
[Description]	(1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit addres
	sign-extended to word length, and stored in general-purpose register reg2.
	(2) Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit addres
	sign-extended to word length, and stored in general-purpose register reg3.

CautionAccording to the CPU core hardware specifications, a misaligned access exception (MAE) might
occur as a result of address calculation.For details, see the hardware manual of the product used.



<load instruction<="" th=""><th>n></th><th></th></load>	n>	
LD.HU		Load halfword unsigned
LD.HO		Load of (signed) halfword data
[Instruction format]	(1)	LD.HU disp16 [reg1] , reg2
	(2)	LD.HU disp23 [reg1] , reg3
[Operation]	(1)	adr ← GR [reg1] + sign-extend (disp16) ^{Note}
		GR [reg2] \leftarrow zero-extend (Load-memory (adr, Halfword))
	(2)	adr ← GR [reg1] + sign-extend (disp23) ^{Note}
		$GR [reg3] \leftarrow zero-extend (Load-memory (adr, Halfword))$
	Note	e An MAE or MDP exception might occur depending on the result of address calculation.
[Format]	(1)	Format VII
	(2)	Format XIV
[Opcode]		15 031 16
	(1)	rrrr111111RRRRR dddddddddddddd
	Whe	ere dadadadadadada is the higher 15 bits of disp16.
	rrrr	$r \neq 00000$ (Do not specify r0 for reg2.)
		<u>15 031 1647 32</u>
	(2)	00000111101RRRRR wwwwwdddddd00111 DDDDDDDDDDDDDDD
	Whe	ere RRRRR = reg1, wwwww = reg3.
	dddc	add is the lower side bits 6 to1 of disp23.
	DDDI	booddoddodd is the higher 16 bits of disp23.
[Flags]	CY	_
	OV	_
	S	_
	Z	_

SAT —



[Description]	(1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit address,
	zero-extended to word length, and stored in general-purpose register reg2.
	(2) Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-
	extended to word length, to generate a 32-bit address. Halfword data is read from this address,
	zero-extended to word length, and stored in general-purpose register reg3.
Cautions 1. D	o not specify r0 for reg2.

2. According to the CPU core hardware specifications, a misaligned access exception (MAE) might occur as a result of address calculation.

For details, see the hardware manual of the product used.



<load instruction<="" th=""><th></th></load>	
LD.W	Load word
	Load of word data
[Instruction format]	(1) LD.W disp16 [reg1] , reg2
	(2) LD.W disp23 [reg1] , reg3
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}
	GR [reg2] ← Load-memory (adr, Word)
	(2) adr \leftarrow GR [reg1] + sign-extend (disp23) ^{Note}
	$GR [reg3] \leftarrow Load-memory (adr, Word)$
	Note An MAE or MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VII
	(2) Format XIV
[Opcode]	15 031 16
	(1) rrrr111001RRRRR ddddddddddddddd
	Where ddddddddddddd is the higher 15 bits of disp16.
	15 031 1647 32 (2) 00000111100RRRRR wwwwwdddddd01001 DDDDDDDDDDDDDDDDDD
	Where RRRR = reg1, wwwww = reg3.
	dddddd is the lower side bits 6 to 1 of disp23.
	DDDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	CY —
	OV —
	s —
	Z —
	SAT —
[Description]	(1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign
	extended to word length, to generate a 32-bit address. Word data is read from this 32-bit addres
	and stored in general-purpose register reg2.
	(2) Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign
	extended to word length, to generate a 32-bit address. Word data is read from this address, and
	stored in general-purpose register reg3.

Caution According to the CPU core hardware specifications, a misaligned access exception (MAE) might occur as a result of address calculation.

For details, see the hardware manual of the product used.



<Special instruction>

Load Linked LDL.W [Instruction format] LDL.W [reg1], reg3

[Operation]	adr ← GR[reg1] ^{Note 1} GR[reg3] ← Load-memory (adr, Word)			
	Note 1.	An MAE, MDP, or DTLBE exception might occur depending on the result of address calculation.		
[Format]	Format VII			
[Opcode]	15 0000011	031 16 1111RRRRR wwww01101111000		
[Flags]	CY OV S Z SAT			
[Description]	If issued, th	ne CPU handles this instruction as the LD.W instruction.		

Caution According to the CPU core hardware specifications, a misaligned access exception (MAE) might occur as a result of address calculation.
 For details, see the hardware manual of the product used.



<Special instruction>

	Load to system register
LDSR	Load to system register
Instruction format] LDSR reg2, regID, seIID
instruction format.	LDSR reg2, regID
Operation]	SR [regID, selID] \leftarrow GR [reg2] ^{Note}
	Note An exception might occur depending on the access permission. For details, see 2.5.3 Register Updating.
Format]	Format IX
[Opcode]	15 0 31 16 rrrrr111111RRRR sssss00000100000 rrrrr: regID, sssss: selID, RRRR: reg2
Flags]	CY —
1 1095]	ov —
	s —
	Z —
	SAT —
[Description]	Loads the word data of general-purpose register reg2 to the system register specified by the system register number and group number (regID, seIID). General-purpose register reg2 is not affected. If seIID is omitted, it is assumed that seIID is 0.
Supplement]	A PIE or UCPOP exception might occur as a result of executing this instruction, depending on the combination of CPU operating mode and system register to be accessed. For details, see 2.5.3
	Register Updating.
m o	n this instruction, general-purpose register reg2 is used as the source register, but, for nnemonic description convenience, the general-purpose register reg1 field is used in the pcode. The meanings of the register specifications in the mnemonic descriptions and opcode nerefore differ from those of other instructions.
re	he system register number or group number is a unique number used to identify each system egister. How to access undefined registers is described in 2.5.4 Accessing Undefined egisters, but accessing undefined registers is not recommended.



<Loop instruction>

LOOP	Loop
[Instruction format]	LOOP reg1,disp16
[Operation]	GR[reg1] ← GR[reg1] + (-1) ^{Note} if (GR[reg1] != 0) then PC ← PC - zero-extend (disp16) Note -1 (0xFFFFFFF) is added. The carry flag is updated in the same way as when the ADD instruction is executed.
[Format]	Format VII
[Opcode]	150 311600000110111RRRRRdddddddddddddddddddWhere ddddddddddddddddddddddddddddddddddd
[Flags]	 CY "1" if a carry occurs from MSB in the reg1 operation; otherwise, "0". OV "1" if an overflow occurs in the reg1 operation; otherwise, "0". S "1" if reg1 is negative; otherwise, "0". Z "1" if reg1 is 0; otherwise, "0". SAT –
[Description]	Updates the general-purpose register reg1 by adding -1 from its contents. If the contents after this update are not 0, the following processing is performed. If the contents are 0, the system continues to the next instruction. • The result of logically shifting the 15-bit immediate data 1 bit to the left and zero-extending it to word length is subtracted from the current PC value, and then the control is transferred. • -1 (0xFFFFFFF) is added to general-purpose register reg1. The carry flag is updated in the same way as when the ADD instruction, not the SUB instruction, is executed.
[Supplement]	"0" is implicitly used for bit 0 of the 16-bit displacement. Note that, because the current PC value used for calculation is the address of the first byte of this instruction, if the displacement value is 0, the branch destination is this instruction.

Caution Do not specify r0 for reg1.

<Multiply-accumulate instruction>

MAC

Multiply and add word

Multiply-accumulate for (signed) word data

[Instruction format]	MAC reg1, reg2, reg3, reg4		
[Operation]	GR [reg4+1] GR [reg4] ← GR [reg2] × GR [reg1] + GR [reg3+1] GR [reg3]		
[Format]	Format XI		
[Opcode]	15 0 31 16 rrrr111111RRRRR wwww0011110mmmm0		
[Flags]	CY —		
	OV —		
	s —		
	Z —		
	SAT —		
[Description]	Multiplies the word data in general-purpose register reg2 by the word data in general-purpose		
	register reg1, then adds the result (64-bit data) to 64-bit data consisting of the lower 32 bits of		
	general-purpose register reg3 and the data in general-purpose register reg3+1 (for example, this		
	would be "r7" if the reg3 value is r6 and "1" is added) as the higher 32 bits. Of the result (64-bit data)		
	the higher 32 bits are stored in general-purpose register reg4+1 and the lower 32 bits are stored in		
	general-purpose register reg4.		
	The contents of general-purpose registers reg1 and reg2 are handled as 32-bit signed integers.		
	This has no effect on general-purpose register reg1, reg2, reg3, or reg3+1.		
Caution General	-purpose registers that can be specified as reg3 or reg4 must be an even-numbered register		
(r0, r2, r	4,, r30). The result is undefined if an odd-numbered register (r1, r3,, r31) is specified.		



MACU

<Multiply-accumulate instruction>

Multiply and add word unsigned

Multiply-accumulate for (unsigned) word data

[Instruction format]	MACU reg1, reg2, reg3, reg4
[Operation]	GR [reg4+1] GR [reg4] ← GR [reg2] × GR [reg1] + GR [reg3+1] GR [reg3]
[Format]	Format XI
[Opcode]	15 0.31 16 rrrrr111111RRRRR www0011111mmmm0
[Flags]	СҮ —
	OV —
	s —
	Z —
	SAT —
[Description]	Multiplies the word data in general-purpose register reg2 by the word data in general-purpose
	register reg1, then adds the result (64-bit data) to 64-bit data consisting of the lower 32 bits of
	general-purpose register reg3 and the data in general-purpose register reg3+1 (for example, this
	would be "r7" if the reg3 value is r6 and "1" is added) as the higher 32 bits. Of the result (64-bit data),
	the higher 32 bits are stored in general-purpose register reg4+1 and the lower 32 bits are stored in
	general-purpose register reg4.
	The contents of general-purpose registers reg1 and reg2 are handled as 32-bit signed integers.
	This has no effect on general-purpose register reg1, reg2, reg3, or reg3+1.
Caution Genera	I-purpose registers that can be specified as reg3 or reg4 must be an even-numbered register
(r0, r2,	r4,, r30). The result is undefined if an odd-numbered register (r1, r3,, r31) is specified.



<a>Arithmetic instr	uction>
MOV	Move register/immediate (5-bit) /immediate (32-bit)
	Data transfer
[Instruction format]	(1) MOV reg1, reg2
	(2) MOV imm5, reg2
	(3) MOV imm32, reg1
[Operation]	(1) GR [reg2] ← GR [reg1]
	(2) GR [reg2] \leftarrow sign-extend (imm5)
	(3) GR [reg1] \leftarrow imm32
[Format]	(1) Format I
	(2) Format II
	(3) Format VI
[Oncode]	15 0
[Opcode]	15 0 (1) rrrr00000RRRR
	rrrrr≠00000 (Do not specify r0 for reg2.)
	15 0
	(2) rrrr010000iiiii
	rrrrr ≠ 00000 (Do not specify r0 for reg2.)
	15 0 31 16 47 32
	(3) 00000110001RRRRR iiiiiiiiiiiiiiiiiiiiii
	 i (bits 31 to 16) refers to the lower 16 bits of 32-bit immediate data. I (bits 47 to 32) refers to the higher 16 bits of 32-bit immediate data.
	1 (bits 47 to 52) refers to the higher To bits of 52-bit infinediate data.
[Flags]	CY —
	OV —
	s —
	Z —
	SAT —
[Description]	(1) Copies and transfers the word data of general-purpose register reg1 to general-purpose
	register reg2. General-purpose register reg1 is not affected.
	(2) Copies and transfers the 5-bit immediate data, sign-extended to word length, to general-
	purpose register reg2.
	(3) Copies and transfers the 32-bit immediate data to general-purpose register reg1.

Caution Do not specify r0 as reg2 in MOV reg1, reg2 for instruction format (1) or in MOV imm5, reg2 for instruction format (2).



<arithmetic instru<="" th=""><th>uction></th></arithmetic>	uction>
MOVEA	Move effective address
	Effective address transfer
[Instruction format]	MOVEA imm16, reg1, reg2
[Operation]	GR [reg2] \leftarrow GR [reg1] + sign-extend (imm16)
[Format]	Format VI
[Opcode]	15 0 31 16 rrrrr110001RRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii
[Flags]	CY OV S Z SAT
[Description]	Adds the 16-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. Neither general-purpose register reg1 nor the flags is affected.
[Supplement]	This instruction is to execute a 32-bit address calculation with the PSW flag value unchanged.
Caution Do not s	pecify r0 for reg2.



MOVHI Move high halfword Instruction format] MOVHI imm16, reg1, reg2 [Operation] GR [reg2] \leftarrow GR [reg1] + (imm16 0 ¹⁶) [Format] Format VI [Opcode] 15 0.31 16 [rrrrr10010RRRR [iiiiiiiiiiiiiiiiii] rrrrr \neq 00000 (Do not specify r0 for reg2.) [Flags] CY — [V — S Z — SAT [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gene purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	<a>Arithmetic instr	uction>			
Higher halfword transfe [Instruction format] MOVHI imm16, reg1, reg2 [Operation] GR [reg2] \leftarrow GR [reg1] + (imm16 0 ¹⁶) [Format] Format VI [Opcode] 15 031 16 [rrrrr110010RRRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	MOVHI			Μον	ve high halfword
[Instruction format] MOVHI imm16, reg1, reg2 [Operation] GR [reg2] \leftarrow GR [reg1] + (imm16 0 ¹⁶) [Format] Format VI [Opcode] 15 031 16 $rrrrr10010RRRR[iiiiiiiiiiiiiiiiiiiiiiiiiiiiii$				Higher h	alfword transfer
[Operation] GR [reg2] \leftarrow GR [reg1] + (imm16 0 ¹⁶) [Format] Format VI [Opcode] 15 031 16 [rrrrr110010RRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii					
[Format] Format VI $[Opcode]$ 15 0.31 16 $[rrrrr110010RRRR]$ iiiiiiiiiiiiiii iiiiiiiiiiii $rrrrr \neq 00000$ (Do not specify r0 for reg2.) [Flags] CY - OV - S - Z - SAT - [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gene purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	[Instruction format]	MOVHI in	nm16, reg1, reg2		
[Format] Format VI $[Opcode]$ 15 0.31 16 $[rrrrr110010RRRR]$ iiiiiiiiiiiiiii iiiiiiiiiiii $rrrrr \neq 00000$ (Do not specify r0 for reg2.) [Flags] CY - OV - S - Z - SAT - [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gene purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.					
[Opcode] 15 0 31 16 [rrrrr110010RRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	[Operation]	GR [reg2]	← GR [reg1] + (imm16	0 ¹⁶)	
[Opcode] 15 0 31 16 Image: string strin	[Format]	Format VI			
Image: register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement]					
[Flags] CY — OV — S — Z — SAT — [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gene purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	[Opcode]	15	0 31	16	
[Flags] CY — OV — S — Z — SAT — [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.		rrrr11	10010RRRRR iiiiii	iiiiiiii	
OV — S — Z — SAT — [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gene purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.		rrrrr≠ (00000 (Do not specify r0	for reg2.)	
OV — S — Z — SAT — [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gene purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	[Flags]	CY	_		
Z — SAT — [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	[11090]		_		
SAT — [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in general purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.		S	_		
 [Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the low bits being "0" to the word data of general-purpose register reg1 and stores the result in gener purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address. 		Z	_		
bits being "0" to the word data of general-purpose register reg1 and stores the result in general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.		SAT	_		
bits being "0" to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	[Description]	Adds the v	word data with its higher	16 bits specified as the 16-bit immediate dat	a and the lower 16
purpose register reg2. Neither general-purpose register reg1 nor the flags is affected. [Supplement] This instruction is to generate the higher 16 bits of a 32-bit address.	[]				
Caution Do not specify r0 for reg2.	[Supplement]	This instru	uction is to generate the	higher 16 bits of a 32-bit address.	
	Caution Do not s	specify r0 for	reg2.		



<multiply instruc<="" th=""><th>ion></th></multiply>	ion>
MUL	Multiply word by register/immediate (9-bit)
	Multiplication of (signed) word data
[Instruction format]	(1) MUL reg1, reg2, reg3
	(2) MUL imm9, reg2, reg3
[Operation]	(1) GR [reg3] GR [reg2] ← GR [reg2] × GR [reg1]
	(2) GR [reg3] \parallel GR [reg2] \leftarrow GR [reg2] \times sign-extend (imm9)
[Format]	(1) Format XI
	(2) Format XII
[Opcode]	15 0 31 16
	(1) rrrr111111RRRR wwww01000100000 15 031 16
	(2) rrrr111111iiii wwww01001IIII00
	iiiii are the lower 5 bits of 9-bit immediate data.
	IIII are the higher 4 bits of 9-bit immediate data.
[Flags]	CY —
	ov —
	s —
	Z —
	SAT —
[Description]	(1) Multiplies the word data in general-purpose register reg2 by the word data in general-purpose
	register reg1, then stores the higher 32 bits of the result (64-bit data) in general-purpose register
	reg3 and the lower 32 bits in general-purpose register reg2.
	The contents of general-purpose registers reg1 and reg2 are handled as 32-bit signed integers.

Multiplies the word data in general-purpose register reg2 by 9-bit immediate data, extended to (2) word length, then stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2.

[Supplement] When general-purpose register reg2 and general-purpose register reg3 are the same register, only the higher 32 bits of the multiplication result are stored in the register.

General-purpose register reg1 is not affected.

MULH

<multiply< th=""><th>instruction></th></multiply<>	instruction>
---	--------------

Multiply halfword by register/immediate (5-bit)

Multiplication of (signed) halfword data

(1) MULH reg1, reg2			
(2) MULH imm5, reg2			
(1) GR [reg2] ← GR [reg2] (15:0) × GR [reg1] (15:0)			
(2) GR [reg2] \leftarrow GR [reg2] \times sign-extend (imm5)			
(1) Format I			
(2) Format II			
15 0			
(1) rrrr000111RRRR			
$rrrr \neq 00000$ (Do not specify r0 for reg2.)			
15 0			
(2) rrrrr010111iiiii			
$rrrr \neq 00000$ (Do not specify r0 for reg2.)			
CY —			
ov —			
s —			
Z —			
SAT —			
(1) Multiplies the lower halfword data of general-purpose register reg2 by the halfword data of			
general-purpose register reg1 and stores the result in general-purpose register reg2. General-			
purpose register reg1 is not affected.			
(2) Multiplies the lower halfword data of general-purpose register reg2 by the 5-bit immediate			
data, sign-extended to halfword length, and stores the result in general-purpose register reg2.			
In the case of a multiplier or a multiplicand, the higher 16 bits of general-purpose registers reg1 and reg2 are ignored.			

Caution Do not specify r0 for reg2.



<Multiply instruction>

Multiply halfword by immediate (16-bit)
MULHI
Multiplication of (signed) halfword immediate data

[Instruction format]	MULHI imm16, reg1, reg2		
[Operation]	GR [reg2]	← GR [reg1](15:0) × imm16	
[Format]	Format VI		
[Opcode]		0 31 16 10111RRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiii	
[Flags]	CY OV S Z SAT		
[Description]	Multiplies the lower halfword data of general-purpose register reg1 by the 16-bit immediate data and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.		
[Supplement]	In the case	e of a multiplicand, the higher 16 bits of general-purpose register reg1 are ignored.	
Caution Do not s	pecify r0 for	reg2.	



MULU

<Multiply instruction>

Multiply word unsigned by register/immediate (9-bit)

Multiplication of (unsigned) word data

[Instruction format]	(1) MULU reg1, reg2, reg3		
	(2) MULU imm9, reg2, reg3		
[Operation]	(1) GR [reg3] ∥ GR [reg2] ← GR [reg2] × GR [reg1]		
	(2) GR [reg3] \parallel GR [reg2] \leftarrow GR [reg2] \times zero-extend (imm9)		
[Format]	(1) Format XI		
	(2) Format XII		
[Opcode]	15 0 31 16 (1) rrrr111111RRRR wwww01000100010 15 0 31 16		
	(2) rrrr111111iiii wwww01001III10		
	iiiii are the lower 5 bits of 9-bit immediate data.		
[Flags]	CY —		
	ov —		
	s —		
	Z —		
	SAT —		
[Description]	(1) Multiplies the word data in general-purpose register reg2 by the word data in general-purpose register reg1, then stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2. General-purpose register reg1 is not affected.		
	(2) Multiplies the word data in general-purpose register reg2 by 9-bit immediate data, zero-		
	extended to word length, then stores the higher 32 bits of the result (64-bit data) in general-purpose		
	register reg3 and the lower 32 bits in general-purpose register reg2.		
[Supplement]	When general-purpose register reg2 and general-purpose register reg3 are the same register, only the		
	higher 32 bits of the multiplication result are stored in the register.		



<Special instruction>

	No operation
NOP	No operation

[Instruction format]	NOP	
[Operation]	No operatior	n is performed.
[Format]	Format I	
[Opcode]	15 00000000	0 00000000
[Flags]	CY	_
	OV	_
	S	_
	Z	_
	SAT	_
[Description]	Performs no	processing and executes the next instruction.
[Supplement]	The opcode is the same as that of MOV r0, r0.	



<logical instruct<="" th=""><th>ion></th><th></th></logical>	ion>	
NOT		NOT
		Logical negation (1's complement)
[Instruction format]	NOT reg	1, reg2
[Operation]	GR [reg2] ← NOT (GR [reg1])
[Format]	Format I	
[Opcode]	15 rrrrC	0 00001RRRR
[Flags]	CY	_
	OV	0
	S	"1" if operation result word data MSB is "1"; otherwise, "0".
	Z	"1" if the operation result is "0"; otherwise, "0".
	SAT	_
[Description]	Logically	negates the word data of general-purpose register reg1 using 1's complement and stores
	the result	in general-purpose register reg2. General-purpose register reg1 is not affected.



<Bit manipulation instruction>

<bit manipulatio<="" th=""><th>n instruction></th></bit>	n instruction>
NOT1	NOT bi
	NOT bi
L	
[Instruction format]	(1) NOT1 bit#3, disp16 [reg1]
	(2) NOT1 reg2, [reg1]
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}
	token \leftarrow Load-memory (adr, Byte)
	Z flag \leftarrow Not (extract-bit (token, bit#3))
	token \leftarrow not-bit (token, bit#3)
	Store-memory (adr, token, Byte)
	(2) $\operatorname{adr} \leftarrow \operatorname{GR} [\operatorname{reg1}]^{\operatorname{Note}}$
	token \leftarrow Load-memory (adr, Byte)
	Z flag \leftarrow Not (extract-bit (token, reg2))
	token \leftarrow not-bit (token, reg2)
	Store-memory (adr, token, Byte)
	Note An MDP exception might occur depending on the result of address calculation
[Format]	(1) Format VIII
	(2) Format IX
[Opcode]	<u>15 0 31 16</u>
	(1) 01bbb111110RRRRR ddddddddddddddd
	<u>15 0 31 16</u>
	(2) rrrr111111RRRRR 000000011100010
[Flags]	CY —
	OV —
	s —
	Z "1" if bit specified by operand = "0", "0" if bit specified by operand = "1".
	SAT —


[Description]	 (1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, signextended to word length, to generate a 32-bit address. Byte data is read from the generated address, then the bits indicated by the 3-bit bit number are inverted (0 → 1, 1 → 0) and the data is written back to the original address. If the specified bit of the read byte data is "0", the Z flag is set to "1", and if the specified bit is "1", the Z flag is cleared to "0". (2) Reads the word data of general-purpose register reg1 to generate a 32-bit address. Byte data is read from the generated address, then the bits specified by lower 3 bits of general-purpose register reg2 are inverted (0 → 1, 1 → 0) and the data is written back to the original address.
[Supplement]	If the specified bit of the read byte data is "0", the Z flag is set to "1", and if the specified bit is "1", the Z flag is cleared to "0". The Z flag of PSW indicates the status of the specified bit (0 or 1) before this instruction is executed and does not indicate the content of the specified bit resulting from the instruction execution.

Caution This instruction provides an atomic guarantee aimed at exclusive control, and during the period between read and write operations, the target address is not affected by access due to any other cause.



<logical instruct<="" p=""></logical>	ion>		
OR			OR
			OR
[Instruction format]	OR reg1,	reg2	
[Operation]	GR [reg2]	← GR [reg2] OR GR [reg1]	
[Format]	Format I		
[Opcode]	15 rrrr00	0)1000rrrrr	
[Flags]	CY	_	
	OV	0	
	S	"1" if operation result word data MSB is "1"; otherwise, "0".	
	Z	"1" if the operation result is "0"; otherwise, "0".	
	SAT	_	
[Description]		ord data of general-purpose register reg2 with the word data of general-purpos tores the result in general-purpose register reg2. General-purpose register reg	-
	affected.		



<Logical instruction>

ORI	OR immediate (16-bit)
	OR immediate
[Instruction format]	ORI imm16, reg1, reg2
[Operation]	GR [reg2] \leftarrow GR [reg1] OR zero-extend (imm16)
[Format]	Format VI
[Opcode]	15 0 31 16 rrrrr110100RRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii
[Flags]	CY—OV0S"1" if operation result word data MSB is "1"; otherwise, "0".Z"1" if the operation result is "0"; otherwise, "0".SAT—
[Description]	ORs the word data of general-purpose register reg1 with the 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. General-purpose register reg is not affected.



<Special instruction>

POPSP

Pop registers from Stack

POP from the stack

[Instruction format] POPSP rh-rt

[Operation]

 $\begin{array}{ll} \text{if } rh \leq rt \\ \text{then } cur \leftarrow rt \\ & end \leftarrow rh \\ & tmp \leftarrow sp \\ & \text{while (cur \geq end) } \{ \\ & adr \leftarrow tmp^{\text{Notes 1, 2}} \\ & & GR[cur] \leftarrow Load\text{-memory (adr, Word)} \\ & & cur \leftarrow cur - 1 \\ & & tmp \leftarrow tmp + 4 \\ & \\ & \\ & \\ & & sp \leftarrow tmp \end{array}$

Notes 1. An MDP exception might occur depending on the result of address calculation.

After all the registers down to the specified register have been loaded, sp is updated (incremented).

[Format] Format XI [Opcode] 15 031 16 01100111111RRRRR wwww00101100000 RRRRR indicates rh. wwwww indicates rt. CY [Flags] OV S Ζ SAT [Description] Loads general-purpose register rt to rh from the stack in descending order (rt, rt -1, rt -2, ..., rh).



^{2.} The lower 2 bits of adr are masked to 0.

[Supplement] The lower two bits of the address specified by sp are masked by 0. If an exception is acknowledged before sp is updated, instruction execution is halted and exception handling is executed with the start address of this instruction used as the return address. The POPSP instruction is then executed again. (The sp value from before the exception handling is saved.)

Caution	If a register that includes $sp(r3)$ is specified as the restore register (rh = 3 to 31), the value read from
	the memory is not stored in sp(r3). This allows the POPSP instruction to be correctly re-executed
	after execution has been halted.



Special instruct	ion>							
PREPARE		Function prepare						
		Create stack frame						
[Instruction format]	(1) DREDARE list12 imm5							
[Instruction format]	 (1) PREPARE list12, imm5 (2) PREPARE list12, imm5, sp/imm^{Note} 							
	Note The sp/imm values are specified by bits 19 and 20 of the sub-c	opcode						
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
[Operation]	(1) tmp \leftarrow sp							
	foreach (all regs in list12) {							
	$tmp \leftarrow tmp - 4$							
	adr ← tmp ^{Notes 1, 2}							
	Store-memory (adr, GR[reg in list12], Word)							
	}							
	sp \leftarrow tmp – zero-extend (imm5 logically shift left by 2)							
	(2) tmp \leftarrow sp							
	foreach (all regs in list12) {							
	$tmp \leftarrow tmp - 4$							
	adr ← tmp ^{Notes 1, 2}							
	Store-memory (adr, GR[reg in list12], Word)							
	}							
	sp \leftarrow tmp – zero-extend (imm5 logically shift left by 2)							
	case							
	ff = 00: $ep \leftarrow sp$							
	ff = 01: ep \leftarrow sign-extend (imm16)							
	ff = 10: ep \leftarrow imm16 logically shift left by 16							
	ff = 11: ep \leftarrow imm32							
	Notes 1. An MDP exception might occur depending on the resu	It of address calculation.						
	2. The lower 2 bits of adr are masked to 0.							
[Format]	Format XIII							
[Opcode]	<u>15 0 31 16</u>							
	(1) 0000011110iiiii LLLLLLLL00001							
	15 0 31 16 Option (47-32 o	or 63-32)						
	(2) 0000011110iiiiiL LLLLLLLLff011 imm16 / im	nm32						



In the case of 32-bit immediate data (imm32), bits 47 to 32 are the lower 16 bits of imm32 and bits 63 to 48 are the higher 16 bits of imm32.

ff = 00: sp is loaded to ep

- ff = 01: Sign-extended 16-bit immediate data (bits 47 to 32) is loaded to ep
- ff = 10: 16-bit logical left-shifted 16-bit immediate data (bits 47 to 32) is loaded to ep
- ff = 11: 32-bit immediate data (bits 63 to 32) is loaded to ep

The values of LLLLLLLLLL are the corresponding bit values shown in register list "list12" (for example, the "L" at bit 21 of the opcode corresponds to the value of bit 21 in list12). list12 is a 32-bit register list, defined as follows.

31	30	29	28	27	26	25	24	23	22	21	20 1	0
r24	r25	r26	r27	r20	r21	r22	r23	r28	r29	r31		r30

Bits 31 to 21 and bit 0 correspond to general-purpose registers (r20 to r31), so that when any of these bits is set (1), it specifies a corresponding register operation as a processing target. For example, when r20 and r30 are specified, the values in list12 appear as shown below (register bits that do not correspond, i.e., bits 20 to 1 are set as "Don't care").

- When all of the register's non-corresponding bits are "0": 08000001H
- When all of the register's non-corresponding bits are "1": 081FFFFFH

[Flags]	CY	_
	OV	_
	S	_
	Z	-
	SAT	_

[Description]

(1) Saves general-purpose registers specified in list12 (4 is subtracted from the sp value and the data is stored in that address). Next, subtracts 5-bit immediate data, logically left-shifted by 2 bits and zero-extended to word length, from sp.

(2) Saves general-purpose registers specified in list12 (4 is subtracted from the sp value and the data is stored in that address). Next, subtracts 5-bit immediate data, logically left-shifted by 2 bits and zero-extended to word length, from sp.

Then, loads the data specified by the third operand (sp/imm) to ep.

[Supplement] list12 general-purpose registers are saved in ascending order (r20, r21, ..., r31). imm5 is used to create a stack frame that is used for auto variables and temporary data. The lower two bits of the address specified by sp are masked to 0 and aligned to the word boundary.



Caution If an exception occurs while this instruction is being executed, execution of the instruction might be stopped after the write cycle and the register value write operation are completed, but sp will retain its original value from before the start of execution. The instruction will be executed again later, after a return from the exception.



<Special instruction>

PUSHSP

Push registers to Stack

[Instruction format]	PUSHSP rh-rt					
[Operation]	if rh ≤ rt					
	then $\operatorname{cur} \leftarrow \operatorname{rh}$					
	end \leftarrow rt					
	$tmp \leftarrow sp$					
	while (cur \leq end) {					
	$tmp \leftarrow tmp - 4$					
	adr ← tmp ^{Notes 1, 2}					
	Store-memory (adr, GR[cur], Word)					
	$cur \leftarrow cur + 1$					
	}					
	$sp \leftarrow tmp$					
	Notes 1. An MDP exception might occur depending on the result of address calculation.					
	2. The lower 2 bits of adr are masked to 0.					
[Format]	Format XI					
[Opcode]	<u>15 0 31 16</u>					
	01000111111RRRRR wwwww00101100000					
	RRRRR indicates rh.					
	wwwww indicates rt.					
[Flags]	СҮ —					
	OV —					
	s —					
	Z —					
	SAT —					
[Description]	Stores general-purpose register rh to rt in the stack in ascending order (rh, rh +1, rh + 2,, rt). After					
	all the specified registers have been stored, sp is updated (decremented).					
[Supplement]	The lower two bits of the address specified by sp are masked by 0.					
	If an exception is acknowledged before sp is updated, instruction execution is halted and exception					
	handling is executed with the start address of this instruction used as the return address. The					
	PUSHSP instruction is then executed again. (The sp value from before the exception handling is					
	saved.)					
R01US0125EJ0120						

RENESAS

<Special instruction>

	Reserved instruction exception
RIE	
	Reserved instruction exception
[Instruction format]	(1) RIE
	(2) RIE imm5, imm4
[Operation]	$FEPC \leftarrow PC$ (return PC)
	$FEPSW \leftarrow PSW$
	$FEIC \leftarrow exception cause code (0000060H)$
	$PSW.UM \leftarrow 0$
	$PSW.NP \leftarrow 1$
	$PSW.EP \leftarrow 1$
	$PSW.ID \leftarrow 1$
	$PC \leftarrow exception handler address (offset address 60H)$
[Format]	(1) Format I
	(2) Format X
[Opcode]	15 0 (1) 00000001000000
	15 0 31 16
	(2) iiiii1111111111 0000000000000000000000
	Where iiiii = imm5, IIII = imm4.
[Flags]	CY —
	ov —
	S —
	Z —
	SAT —
Description]	Saves the contents of the return PC (address of the RIE instruction) and the current contents of th
	PSW to FEPC and FEPSW, respectively, stores the exception cause code in the FEIC register, and
	updates the PSW according to the exception causes listed in Table 4-1. Execution then branches
	the exception handler address and exception handling is started.
	Exception handler addresses are calculated based on the offset address 60H. For details, see 4.5
	Exception Handler Address.



<Data manipulation instruction>

ROTL	Rotate Left
	Rotate
[Instruction format]	(1) ROTL imm5, reg2, reg3
	(2) ROTL reg1,reg2,reg3
[Operation]	(1) $GR[reg3] \leftarrow GR[reg2]$ rotate left by zero-extend (imm5)
	(2) $GR[reg3] \leftarrow GR[reg2]$ rotate left by $GR[reg1]$
[Format]	Format VII
[Opcode]	<u>15 031 16</u>
	(1) rrrr111111iiii wwww00011000100
	<u>15 0 31 16</u>
	(2) rrrr111111RRRRR wwww00011000110
[Flags]	CY "1" if operation result bit 0 is "1"; otherwise "0", including if the rotate amount is "0".
	OV 0
	S "1" if the operation result is negative; otherwise, "0".
	Z "1" if the operation result is "0"; otherwise, "0".
	SAT —
[Description]	(1) Rotates the word data of general-purpose register reg2 to the left by the specified shift
	amount, which is indicated by a 5-bit immediate value zero-extended to word length. The result is written to general-purpose register reg3. General-purpose register reg2 is not affected.

(2) Rotates the word data of general-purpose register reg2 to the left by the specified shift amount indicated by the lower 5 bits of general-purpose register reg1. The result is written to general-purpose register reg3. General-purpose registers reg1 and reg2 are not affected.



<Data manipulation instruction>

SAR		Shift arithmetic right by register/immediate (5-bit)
		Arithmetic right shift
[Instruction format]	(1) SA	AR reg1, reg2
	(2) SA	AR imm5, reg2
	(3) SA	AR reg1, reg2, reg3
[Operation]	(1) GI	R [reg2] \leftarrow GR [reg2] arithmetically shift right by GR [reg1]
	(2) GI	R [reg2] \leftarrow GR [reg2] arithmetically shift right by zero-extend (imm5)
	(3) GI	R [reg3] \leftarrow GR [reg2] arithmetically shift right by GR [reg1]
[Format]	(1) Fc	ormat IX
	(2) Fc	ormat II
	(3) Fo	ormat XI
[Opcode]	15	0 31 16
	()	rrr111111RRRRR 000000010100000
	15 (2) rr	0 rrr010101iiiii
	15 (3) rr	031 16 rrr11111RRRRR wwww00010100010
[Flags]	CY	"1" if the last bit shifted out is "1"; otherwise, "0" including non-shift.
	OV	0
	S	"1" if the operation result is negative; otherwise, "0".
	Z	"1" if the operation result is "0"; otherwise, "0".
	SAT	_



[Description]

(1) Arithmetically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by copying the pre-shift MSB value to the post-shift MSB. The result is written to general-purpose register reg2. General-purpose register reg1 is not affected.

(2) Arithmetically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the 5-bit immediate data, zero-extended to word length, by copying the pre-shift MSB value to the post-shift MSB. The result is written to general-purpose register reg2.

(3) Arithmetically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by copying the pre-shift MSB value to the post-shift MSB. The result is written to general-purpose register reg3. General-purpose registers reg1 and reg2 are not affected.



<Data manipulation instruction>

SASF					:	Shift and set flag condition	
					Shif	ft and flag condition setting	
[Instruction format]	SASF cccc	, reg2					
[Operation]		eg2] ← (GR	d [reg2] Logically shift [reg2] Logically shift				
[Format]	Format IX						
[Opcode]	15 rrrr111		31 00000010000000	16 00			
[Flags]	CY OV S Z SAT	 					
[Description]	purpose reg logically left	ister reg2 b -shifts data	-	ne least signific e LSB.	cant bit (LS	 / left-shifts data of genera B). If a condition is not m [cccc]. Condition Formula 	

Code	Name	Condition Formula	Code	Name	Condition Formula
0000	V	OV = 1	0100	S/N	S = 1
1000	NV	OV = 0	1100	NS/P	S = 0
0001	C/L	CY = 1	0101	Т	Always (unconditional)
1001	NC/NL	CY = 0	1101	SA	SAT = 1
0010	Z	Z = 1	0110	LT	(S xor OV) = 1
1010	NZ	Z = 0	1110	GE	(S xor OV) = 0
0011	NH	(CY or Z) = 1	0111	LE	((S xor OV) or Z) = 1
1011	Н	(CY or Z) = 0	1111	GT	((S xor OV) or Z) = 0

[Supplement]

See the SETF instruction.



<Saturated operation instructions>

SATADD	Saturated add register/immediate (5-bit)				
	Saturated addition				
[Instruction format]	(1) SATADD reg1, reg2				
	(2) SATADD imm5, reg2				
	(3) SATADD reg1, reg2, reg3				
[Operation]	(1) GR [reg2] \leftarrow saturated (GR [reg2] + GR [reg1])				
	(2) GR [reg2] ← saturated (GR [reg2] + sign-extend (imm5))				
	(3) GR [reg3] \leftarrow saturated (GR [reg2] + GR [reg1])				
[Format]	(1) Format I				
	(2) Format II				
	(3) Format XI				
[Opcode]	15 0				
	(1) rrrr000110RRRR				
	rrrrr ≠ 00000 (Do not specify r0 for reg2.)				
	15 0				
	(2) rrrrr010001iiiii				
	rrrrr ≠ 00000 (Do not specify r0 for reg2.)				
	15 0 31 16 (3) rrrr111111RRRR wwwww01110111010				
[Flags]	CY "1" if a carry occurs from MSB; otherwise, "0".				
[Flags]	OV "1" if overflow occurs; otherwise, "0".				
	S "1" if saturated operation result is negative; otherwise, "0".				
	Z "1" if saturated operation result is "0"; otherwise, "0".				
	SAT "1" if OV = 1; otherwise, does not change.				
[Description]	(1) Adds the word data of general-purpose register reg1 to the word data of general-purpose				
	register reg2, and stores the result in general-purpose register reg2. However, when the result				
	exceeds the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg2, and when it				
	exceeds the maximum negative value 80000000H, 80000000H is stored in reg2; then the SAT flag				
	is set (1). General-purpose register reg1 is not affected.				
	(2) Adds the 5-bit immediate data, sign-extended to the word length, to the word data of general-				
	purpose register reg2, and stores the result in general-purpose register reg2. However, when the				
	result exceeds the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg2, and when it				
	exceeds the maximum negative value 80000000H, 80000000H is stored in reg2; then the SAT flag				
	is set (1).				

(3) Adds the word data of general-purpose register reg1 to the word data of general-purpose register reg2, and stores the result in general-purpose register reg3. However, when the result exceeds the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg3, and when it exceeds the maximum negative value 80000000H, 80000000H is stored in reg3; then the SAT flag is set (1). General-purpose registers reg1 and reg2 are not affected.

[Supplement] The SAT flag is a cumulative flag. The saturate result sets the flag to "1" and will not be cleared to "0" even if the result of the subsequent operation is not saturated. The saturated operation instruction is executed normally, even with the SAT flag set to "1".

Cautions 1. Use LDSR instruction and load data to the PSW to clear the SAT flag to "0".
2. Do not specify r0 as reg2 in instruction format (1) SATADD reg1, reg2 and in instruction format (2) SATADD imm5, reg2.



<Saturated operation instruction>

SATSUB	Saturated subtract				
GATSOD	Saturated subtraction				
[Instruction format]	(1) SATSUB reg1, reg2				
	(2) SATSUB reg1, reg2, reg3				
[Operation]	(1) GR [reg2] \leftarrow saturated (GR [reg2] – GR [reg1])				
	(2) GR [reg3] \leftarrow saturated (GR [reg2] – GR [reg1])				
[Format]	(1) Format I				
	(2) Format XI				
[Opcode]	15 0				
	(1) rrrr000101RRRRR				
	rrrrr ≠ 00000 (Do not specify r0 for reg2.)				
	15 0 31 16 (2) rrrr111111RRRR wwww01110011010				
[Flags]	CY "1" if a borrow occurs from MSB; otherwise, "0".				
	OV "1" if overflow occurs; otherwise, "0".				
	S "1" if saturated operation result is negative; otherwise, "0".				
	Z "1" if saturated operation result is "0"; otherwise, "0".				
	SAT "1" if OV = 1; otherwise, does not change.				
[Description]	(1) Subtracts the word data of general-purpose register reg1 from the word data of general-				
	purpose register reg2 and stores the result in general-purpose register reg2. If the result exceeds				
	the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg2; if the result exceeds the				
	maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to "1".				
	General-purpose register reg1 is not affected.				
	(2) Subtracts the word data of general-purpose register reg1 from the word data of general-				
	purpose register reg2, and stores the result in general-purpose register reg3. However, when the				
	result exceeds the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg3, and when it				
	exceeds the maximum negative value 80000000H, 80000000H is stored in reg3; then the SAT flag				
	is set (1). General-purpose registers reg1 and reg2 are not affected.				
[Supplement]	The SAT flag is a cumulative flag. The saturate result sets the flag to "1" and will not be cleared to				
	"0" even if the result of the subsequent operation is not saturated. The saturated operation				
	instruction is executed normally, even with the SAT flag set to "1".				
Cautions 1 Use	LDSR instruction and load data to the PSW to clear the SAT flag to "0".				

2. Do not specify r0 as reg2 in instruction format (1) SATSUB reg1, reg2.

<Saturated operation instruction>

<saturated oper<="" th=""><th>ation instruction></th></saturated>	ation instruction>
SATSUBI	Saturated subtract immediate
	Saturated subtraction
[Instruction format]	SATSUBI imm16, reg1, reg2
[Operation]	GR [reg2] \leftarrow saturated (GR [reg1] – sign-extend (imm16))
[Format]	Format VI
[Opcode]	15 0.31 16 rrrrr110011RRRRR iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii
[Flags]	 CY "1" if a borrow occurs from MSB; otherwise, "0". OV "1" if overflow occurs; otherwise, "0". S "1" if saturated operation result is negative; otherwise, "0". Z "1" if saturated operation result is "0"; otherwise, "0". SAT "1" if OV = 1; otherwise, does not change.
[Description]	Subtracts the 16-bit immediate data, sign-extended to word length, from the word data of general- purpose register reg1 and stores the result in general-purpose register reg2. If the result exceeds the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to "1". General-purpose register reg1 is not affected.
[Supplement]	The SAT flag is a cumulative flag. The saturation result sets the flag to "1" and will not be cleared t "0" even if the result of the subsequent operation is not saturated. The saturated operation instruction is executed normally, even with the SAT flag set to "1".
	LDSR instruction and load data to the PSW to clear the SAT flag to "0".
2. Do	not specify r0 for reg2.



<Saturated operation instruction>

CATCUDD		Saturated subtract reverse	
SATSUBR		Saturated reverse subtraction	
[Instruction format]	SATSUE	3R reg1, reg2	
[Operation]	GR [reg	2] \leftarrow saturated (GR [reg1] – GR [reg2])	
[Format]	Format I		
[Opcode]		0 000100RRRR 00000 (Do not specify r0 for reg2.)	
[Flags]	CY OV S Z SAT	 "1" if a borrow occurs from MSB; otherwise, "0". "1" if overflow occurs; otherwise, "0". "1" if saturated operation result is negative; otherwise, "0". "1" if saturated operation result is "0"; otherwise, "0". "1" if OV = 1; otherwise, does not change. 	
[Description]	Subtracts the word data of general-purpose register reg2 from the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. If the result exceeds the maximum positive value 7FFFFFFH, 7FFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 8000000H is stored in reg2. The SAT flag is set to "1". General-purpose register reg1 is not affected.		
[Supplement]	"0" even	flag is a cumulative flag. The saturation result sets the flag to "1" and will not be cleare if the result of the subsequent operation is not saturated. The saturated operation on is executed normally, even with the SAT flag set to "1".	∍d to
		ruction and load data to the PSW to clear the SAT flag to "0". r0 for reg2.	



<Conditional operation instructions>

SBF					S	ubtract on condition flag
JDF						Conditional subtraction
Instruction format]	SBF cccc, reg ²	I, reg2, re	g3			
[Operation]		← GR [re	g2] – GR [reg1] –1 g2] – GR [reg1] –0			
[Format]	Format XI					
[Opcode]	15 rrrr11111	03 1rrrrr	31 10 wwww011100cccc0			
[Flags]	OV "·· S "··	1" if overfl 1" if opera	row occurs from MSB; ow occurs; otherwise, ation result is negative; ation result is "0"; other	"0". otherwise, "0".		
[Description]	word data of ge register reg3, if If the condition purpose registe general-purpos General-purpos	eneral-pur the condi specified er reg1 fro e register se register	pose register reg2, and tion specified by condi by condition code "ccc m the word data of gen reg3. rs reg1 and register 2 a	d stores the resu ition code "cccc" cc" is not satisfied neral-purpose re are not affected.	lt of sub is satisfi d, subtra gister re	ose register reg1 from the traction in general-purpose ed. cts the word data of genera g2, and stores the result in ccc]. (However, cccc canno
	Condition Code 0000 1000 0001 1001 0010 1010	Name V NV C/L NC/NL Z NZ	Condition Formula OV = 1 OV = 0 CY = 1 CY = 0 Z = 1 Z = 0	Condition Code 0100 1100 0101 0110 1110 0111	Name S/N NS/P T LT GE LE	Condition Formula S = 1 S = 0 Always (Unconditional) (S xor OV) = 1 (S xor OV) = 0 ((S xor OV) or Z) = 1
	0011 1011	NH H	(CY or Z) = 1 (CY or Z) = 0	1111 (1101)	GT 1011	((S xor OV) or Z) = 0 Setting prohibited



<Bit search instructions>

Search zero from left

SCH0L

Bit (0) search from MSB side

[Instruction format]	SCH0L reg2, reg3
[Operation]	GR [reg3] \leftarrow search zero from left of GR [reg2]
[Format]	Format IX
[Opcode]	15 0 31 16 rrrrr11111100000 wwwww01101100100
[Flags]	CY"1" if bit (0) is found eventually; otherwise, "0".OV0S0Z"1" if bit (0) is not found; otherwise, "0".SAT—
[Description]	Searches word data of general-purpose register reg2 from the left side (MSB side), and writes the number of 1s before the bit position (0 to 31) at which 0 is first found plus 1 to general-purpose register reg3 (e.g., when bit 31 of reg2 is 0, 01H is written to reg3). When bit (0) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). If the bit (0)

found is the LSB, the CY flag is set (1).



SCHOR

<Bit search instructions>

Search zero from right

Bit (0) search from LSB side

[Instruction format]	SCH0R reg2, reg3		
[Operation]	GR [reg3] \leftarrow search zero from right of GR [reg2]		
[Format]	Format IX		
[Opcode]	15 0 31 16 rrrrr11111100000 wwwww01101100000		
[Flags]	CY"1" if bit (0) is found eventually; otherwise, "0".OV0S0Z"1" if bit (0) is not found; otherwise, "0".SAT		
[Description]	Searches word data of general-purpose register reg2 from the right side (LSB side), and writes the number of 1s before the bit position (0 to 31) at which 0 is first found plus 1 to general-purpose register reg3 (e.g., when bit 0 of reg2 is 0, 01H is written to reg3). When bit (0) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). If the bit (0) found is the MSB, the CY flag is set (1).		



<bit instru<="" search="" th=""><th>uctions></th></bit>	uctions>
SCH1L	Search one from left
	Bit (1) search from MSB side
[Instruction format]	SCH1L reg2, reg3
[Operation]	GR [reg3] \leftarrow search one from left of GR [reg2]
[Format]	Format IX
[Opcode]	15 0 31 16 rrrrr11111100000 wwwww01101100110
[Flags]	CY "1" if bit (0) is found eventually; otherwise, "0".OV 0
	S 0
	Z "1" if bit (0) is not found; otherwise, "0".
	SAT —
[Description]	Searches word data of general-purpose register reg2 from the left side (MSB side), and writes the number of 0s before the bit position (0 to 31) at which 1 is first found plus 1 to general-purpose register reg3 (e.g., when bit 31 of reg2 is 1, 01H is written to reg3). When bit (1) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). If the bit (1) found is the LSB, the CY flag is set (1).



<bit instr<="" search="" th=""><th>uctions></th><th></th></bit>	uctions>		
SCH1R		Search one from right	
		Bit (1) search from LSB side	
[Instruction format]	SCH1R re	g2, reg3	
[Operation]	GR [reg3]	← search one from right of GR [reg2]	
[Format]	Format IX		
[Opcode]	15 rrrr11	031 16 111100000 wwww01101100010	
[Flags]	CY	"1" if bit (0) is found eventually; otherwise, "0".	
	OV	0	
	S	0	
	Z	"1" if bit (0) is not found; otherwise, "0".	
	SAT	_	
[Description]	Searches v	word data of general-purpose register reg2 from the right side (LSB side), and writes the	
	number of 0s before the bit position (0 to 31) at which 1 is first found plus 1 to general-purpose		
	register reg	g3 (e.g., when bit 0 of reg2 is 1, 01H is written to reg3).	
	When hit (*	1) is not found Ω is written to read and the Z flag is simultaneously set (1). If the bit (1)	

When bit (1) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). If the bit (1) found is the MSB, the CY flag is set (1).



<Bit manipulation instruction>

-Bit manipulation	n instruction>
SET1	Set bit
	Bit setting
[Instruction format]	(1) SET1 bit#3, disp16 [reg1]
	(2) SET1 reg2, [reg1]
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}
	token ← Load-memory (adr, Byte)
	Z flag \leftarrow Not (extract-bit (token, bit#3))
	token \leftarrow set-bit (token, bit#3)
	Store-memory (adr, token, Byte)
	(2) adr \leftarrow GR [reg1] ^{Note}
	token ← Load-memory (adr, Byte)
	Z flag \leftarrow Not (extract-bit (token, reg2))
	token \leftarrow set-bit (token, reg2)
	Store-memory (adr, token, Byte)
	Note An MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VIII
	(2) Format IX
[Opcode]	15 0 31 16
	(1) 00bbb111110RRRRR ddddddddddddddd
	15 0 31 16
	(2) rrrr111111RRRRR 000000011100000
[Flags]	CY — OV —
	S —
	Z "1" if bit specified by operand = "0", "0" if bit specified by operand = "1".
	SAT —



[Description]	(1) Adds the word data of general-purpose register reg1 to the16-bit displacement data, sign-				
	extended to word length, to generate a 32-bit address. Byte data is read from the generated address,				
	the bits indicated by the 3-bit bit number are set (1) and the data is written back to the original				
	address.				
	If the specified bit of the read byte data is "0", the Z flag is set to "1", and if the specified bit is "1", the				
	Z flag is cleared to "0".				
	(2) Reads the word data of general-purpose register reg1 to generate a 32-bit address. Byte data				
	is read from the generated address, the lower 3 bits indicated of general-purpose register reg2 are set				
	(1) and the data is written back to the original address.				
	If the specified bit of the read byte data is "0", the Z flag is set to "1", and if the specified bit is "1", the				
	Z flag is cleared to "0".				
[Supplement]	The Z flag of PSW indicates the initial status of the specified bit (0 or 1) and does not indicate the				
	content of the specified bit resulting from the instruction execution.				
Caution This i	nstruction provides an atomic guarantee aimed at exclusive control, and during the period				

between read and write operations, the target address is not affected by access due to any other cause.



<Data manipulation instruction>

Set flag condition SETF Flag condition setting [Instruction format] SETF cccc, reg2 [Operation] if conditions are satisfied then GR [reg2] \leftarrow 0000001H else GR [reg2] ← 0000000H [Format] Format IX [Opcode] 15 0 31 16 rrrr1111110cccc 0000000000000000 [Flags] CY ____ OV S Ζ SAT [Description]

When the condition specified by condition code "cccc" is met, stores "1" to general-purpose register reg2 if a condition is met and stores "0" if a condition is not met.

Designate one of the condition codes shown in the following table as [cccc].

Condition Code	Name	Condition Formula	Condition Code	Name	Condition Formula
0000	V	OV = 1	0100	S/N	S = 1
1000	NV	OV = 0	1100	NS/P	S = 0
0001	C/L	CY = 1	0101	Т	Always (Unconditional)
1001	NC/NL	CY = 0	1101	SA	SAT = 1
0010	Z	Z = 1	0110	LT	(S xor OV) = 1
1010	NZ	Z = 0	1110	GE	(S xor OV) = 0
0011	NH	(CY or Z) = 1	0111	LE	((S xor OV) or Z) = 1
1011	н	(CY or Z) = 0	1111	GT	((S xor OV) or Z) = 0



[Supplement]

Examples of SETF instruction:

(1) Translation of multiple condition clauses

If A of statement *if* (*A*) in C language consists of two or greater condition clauses (a₁, a₂, a₃, and so on), it is usually translated to a sequence of *if* (a₁) *then*, *if* (a₂) *then*. The object code executes "conditional branch" by checking the result of evaluation equivalent to a_n. Because a pipeline operation requires more time to execute "condition judgment" + "branch" than to execute an ordinary operation, the result of evaluating each condition clause *if* (a_n) is stored in register Ra. By performing a logical operation to Ra_n after all the condition clauses have been evaluated, the pipeline delay can be prevented.

(2) Double-length operation

To execute a double-length operation, such as "Add with Carry", the result of the CY flag can be stored in general-purpose register reg2. Therefore, a carry from the lower bits can be represented as a numeric value.



<Data manipulation instruction>

SHL	Shift logical left by register/immediate (5-bit)
	Logical left shift
[Instruction format]	(1) SHL reg1, reg2
	(2) SHL imm5, reg2
	(3) SHL reg1, reg2, reg3
[Operation]	(1) GR [reg2] \leftarrow GR [reg2] logically shift left by GR [reg1]
	(2) GR [reg2] \leftarrow GR [reg2] logically shift left by zero-extend (imm5)
	(3) GR [reg3] \leftarrow GR [reg2] logically shift left by GR [reg1]
[Format]	(1) Format IX
	(2) Format II
	(3) Format XI
[Opcode]	15 0 31 16
	(1) rrrr111111RRRRR 000000011000000
	15 0
	(2) rrrr010110iiii 15 031 16
	(3) rrrr111111RRRR wwww00011000010
[Flags]	CY "1" if the last bit shifted out is "1"; otherwise, "0" including non-shift.
	OV 0
	S "1" if the operation result is negative; otherwise, "0".
	Z "1" if the operation result is "0"; otherwise, "0".
	SAT —
[Description]	(1) Logically left-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the
	position specified by the lower 5 bits of general-purpose register reg1, by shifting "0" to LSB. The
	result is written to general-purpose register reg2. General-purpose register reg1 is not affected.
	(2) Logically left-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the
	position specified by the 5-bit immediate data, zero-extended to word length, by shifting "0" to LSB.
	The result is written to general-purpose register reg2.
	(3) Logically left-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the
	position specified by the lower 5 bits of general-purpose register reg1, by shifting "0" to LSB. The
	result is written to general-purpose register reg3. General-purpose registers reg1 and reg2 are not
	affected.

<Data manipulation instruction>

SHR	Shift logical right by register/immediate (5-bit)
	Logical right shift
[Instruction format]	(1) SHR reg1, reg2
	(2) SHR imm5, reg2
	(3) SHR reg1, reg2, reg3
[Operation]	(1) GR [reg2] \leftarrow GR [reg2] logically shift right by GR [reg1]
	(2) GR [reg2] \leftarrow GR [reg2] logically shift right by zero-extend (imm5)
	(3) GR [reg3] \leftarrow GR [reg2] logically shift right by GR [reg1]
[Format]	(1) Format IX
	(2) Format II
	(3) Format XI
[Opcode]	15 0 31 16
	(1) rrrr111111RRRRR 00000000000000000000000
	15 0 (2) rrrr010100iiiii
	15 0 31 16
	(3) rrrr111111RRRRR wwww00010000010
[Flags]	CY "1" if the last bit shifted out is "1"; otherwise, "0" including non-shift.
	OV 0
	S "1" if the operation result is negative; otherwise, "0".
	Z "1" if the operation result is "0"; otherwise, "0".
	SAT —
[Description]	(1) Logically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the
	position specified by the lower 5 bits of general-purpose register reg1, by shifting "0" to MSB. The
	result is written to general-purpose register reg2. General-purpose register reg1 is not affected.
	(2) Logically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the
	position specified by the 5-bit immediate data, zero-extended to word length, by shifting "0" to MSB
	The result is written to general-purpose register reg2.
	(3) Logically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the
	position specified by the lower 5 bits of general-purpose register reg1, by shifting "0" to MSB. The
	result is written to general-purpose register reg3. General-purpose registers reg1 and reg2 are not
	affected.

<Load instruction>

SLD.B	Short format load byte Load of (signed) byte data
[Instruction format]	SLD.B disp7 [ep] , reg2
[Operation]	adr \leftarrow ep + zero-extend (disp7) ^{Note}
	GR [reg2] \leftarrow sign-extend (Load-memory (adr, Byte))
	Note An MDP exception might occur depending on the result of address calculation.
[Format]	Format IV
[Opcode]	15 0 rrrr0110dddddd
[Flags]	CY —
	ov —
	s —
	Z —
	SAT —
[Description]	Adds the 7-bit displacement data, zero-extended to word length, to the element pointer to genera
	32-bit address. Byte data is read from the generated address, sign-extended to word length, and

stored in reg2.



<load instruction=""></load>	
------------------------------	--

SLD.BU		Short format load byte unsigned
		Load of (unsigned) byte data
[Instruction format]	SLD.BU	disp4 [ep] , reg2
[Operation]	$adr \gets ep$	+ zero-extend (disp4) ^{Note}
	GR [reg2]	\leftarrow zero-extend (Load-memory (adr, Byte))
	Note A	n MDP exception might occur depending on the result of address calculation.
[Format]	Format IV	,
[Opcode]	15 rrrrr0	0 000110dddd
	rrrrr≠(00000 (Do not specify r0 for reg2.)
[Flags]	CY	_
	OV	_
	S	_
	Z	_
	SAT	_
[Description]	Adds the	4-bit displacement data, zero-extended to word length, to the element pointer to generate
	32-bit add	Iress. Byte data is read from the generated address, zero-extended to word length, and
	stored in r	reg2.
Caution Do not s	specify r0 for	reg2.



а

<load instruction<="" th=""><th>in></th></load>	in>			
	Short format load halfword			
SLD.H				
	Load of (signed) halfword data			
Instruction format]	SLD.H disp8 [ep] , reg2			
Operation]	adr \leftarrow ep + zero-extend (disp8) ^{Note}			
	$GR [reg2] \leftarrow sign-extend (Load-memory (adr, Halfword))$			
	Note An MAE or MDP exception might occur depending on the result of address calculation.			
Format]	Format IV			
[Opcode]	15 0 rrrr1000dddddd			
	dddddd is the higher 7 bits of disp8.			
Flags]	СҮ —			
	ov —			
	S —			
	Z —			
	SAT —			
[Description]	Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate			
	32-bit address. Halfword data is read from this 32-bit address, sign-extended to word length, and			
	stored in general-purpose register reg2.			

For details, see the hardware manual of the product used.



Load of (unsigned) halfword data Instruction format] SLD.HU disp5 [ep], reg2 Operation] adr \leftarrow ep + zero-extend (disp5) ^{Note} GR [reg2] \leftarrow zero-extend (Load-memory (adr, Halfword)) Note An MAE or MDP exception might occur depending on the result of address calculation. Format] Format IV [Opcode] 15 0 rrrrr \neq 00000 (Do not specify r0 for reg2.) dddd is the higher 4 bits of disp5. Flags] CY — OV — S — Z — $Adts$ the element pointer to the 5-bit displacement data, zero-extended to word length, to gene	SLD.HU	Short format load halfword unsigned			
Operation] $adr \leftarrow ep + zero-extend (disp5)^{Note}$ GR [reg2] \leftarrow zero-extend (Load-memory (adr, Halfword)) Note An MAE or MDP exception might occur depending on the result of address calculation. Format] Format IV [Opcode] 15 0 $rrrrr \neq 00000$ (Do not specify r0 for reg2.) ddd is the higher 4 bits of disp5. Flags] CY — OV — Z — Z — Z — Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the set of th		Load of (unsigned) halfword data			
GR [reg2] ← zero-extend (Load-memory (adr, Halfword)) Note An MAE or MDP exception might occur depending on the result of address calculation. Format] Format IV [Opcode] 15 0 rrrrr ≠ 00000 (Do not specify r0 for reg2.) dddd is the higher 4 bits of disp5. Flags] CY - OV - S - Z - SAT - Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the series of the seri	nstruction format]	SLD.HU disp5 [ep] , reg2			
Note An MAE or MDP exception might occur depending on the result of address calculation. Format] Format IV [Opcode] 15 0 Image: start of the start of	Operation]	adr \leftarrow ep + zero-extend (disp5) ^{Note}			
calculation. Format] Format IV [Opcode] 15 0 rrrrr 0000111dddd rrrrr 4 00000 (Do not specify r0 for reg2.) dddd is the higher 4 bits of disp5. Flags] CY - OV - S - Z - SAT - Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the set of the set		GR [reg2] \leftarrow zero-extend (Load-memory (adr, Halfword))			
[Opcode] 15 0 rrrrr ≠ 00000 (Do not specify r0 for reg2.) dddd is the higher 4 bits of disp5. Flags] CY - OV - S - Z - SAT - Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the set of the set o					
rrrrr0000111dddd rrrrr ≠ 00000 (Do not specify r0 for reg2.) ddd is the higher 4 bits of disp5. Flags] CY – OV – S – Z – SAT – Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the series of the	Format]	Format IV			
Image: Background of the state of disp5. Flags] CY — OV — S — Z — SAT — Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the set of the set o	[Opcode]				
Flags] CY — OV — S — Z — SAT — Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the set of the set		rrrrr ≠ 00000 (Do not specify r0 for reg2.)			
OV — S — Z — SAT — Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the second		dddd is the higher 4 bits of disp5.			
S Z SAT Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the second se	Flags]	СҮ —			
Z — SAT — Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and the second se		OV —			
SAT — Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and		s —			
Description] Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to gene 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and		Z —			
32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and		SAT —			
-	[Description]	Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to generate			
stored in general-purpose register reg2.		32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and			
		stored in general-purpose register reg2.			

For details, see the hardware manual of the product used.



<load instruction<="" th=""><th>~</th></load>	~			
SLD.W	Short format load word			
	Load of word data			
nstruction format]	SLD.W disp8 [ep] , reg2			
Operation]	adr \leftarrow ep + zero-extend (disp8) ^{Note}			
	GR [reg2] ← Load-memory (adr, Word)			
	Note An MAE or MDP exception might occur depending on the result of address calculation.			
⁻ ormat]	Format IV			
[Opcode]	15 0 rrrr1010ddddd0			
	ddddd is the higher 6 bits of disp8.			
-lags]	CY —			
	OV — S —			
	Z —			
	SAT —			
[Description]	Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate			
	32-bit address. Word data is read from this 32-bit address, and stored in general-purpose register reg2.			

For details, see the hardware manual of the product used.



<Special instruction>

	Sno	oze
SNOOZE		
	Sno	oze

[Instruction format]	Snooze		
[Operation]	Snooze while hardware-defined period		
[Format]	Format X		
[Opcode]	15 0 31 16 0000111111100000 000000100100000 000000000000000000000000000000000000		
[Flags]	CY OV S Z SAT		
[Description]	 Temporarily halts operation of the CPU core for the period defined by the hardware specifications or when the CPU enters a specific state. When the specified period has elapsed or the CPU exits the specified state, CPU operation automatically resumes and instruction execution begins from the next instruction. The SNOOZE state is released under the following conditions. The predefined period of time passes A terminating exception occurs 		
	 Even if the conditions for acknowledging the above exceptions are not satisfied (due to the ID or NP value), as long as a SNOOZE mode release request exists, the SNOOZE state is released (for example, even if PSW.ID = 1, the SNOOZE state is released when INT0 occurs). Note, however, that the SNOOZE mode will not be released if terminating exceptions are masked by the following mask settings, which are defined individually for each function. Terminating exceptions are masked by an interrupt channel mask setting specified by the interrupt controller^{Note}. Terminating exceptions are masked by a mask setting specified by using the floating-point operation exception enable bit. Terminating exceptions are masked by a mask setting defined by a hardware function other than the above. 		
	Note This does not include masking specified by the ISPR and PMR registers.		
[Supplement]	This instruction is used to prevent the CPU performance from dropping in a multi-core system due to bus band occupancy during a spinlock.		

RENESAS
Caution 1. The period of the pause triggered by the SNOOZE instruction is defined according to the hardware specifications of the CPU core. For details, see the hardware manual of the product used.



<Store instruction>

SST.B		Short format store byte Storage of byte data
[Instruction format]	SST.B reg2, disp7 [ep]	
[Operation]	adr \leftarrow ep + zero-extend (Store-memory (adr, GR [
	Note An MDP except	ion might occur depending on the result of address calculation.
[Format]	Format IV	
[Opcode]	15 0 rrrrr0111ddddddd	
[Flags]	CY —	
	OV —	
	s —	
	Z —	
	SAT —	
[Description]	Adds the element pointer	to the 7-bit displacement data, zero-extended to word length, to genera

32-bit address and stores the data of the lowest byte of reg2 to the generated address.



<store instruction<="" th=""><th> ></th></store>	>
SST.H	Short format store halfword
331.11	Storage of halfword data
	v
nstruction format]	SST.H reg2, disp8 [ep]
Operation]	adr \leftarrow ep + zero-extend (disp8) ^{Note}
	Store-memory (adr, GR [reg2] , Halfword)
	Note An MAE or MDP exception might occur depending on the result of address calculation.
Format]	Format IV
[Opcode]	15 0 rrrr1001dddddd dddddd is the higher 7 bits of disp8.
lags]	CY — OV —
	S —
	Z —
	SAT —
Description]	Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate 32-bit address, and stores the lower halfword data of reg2 to the generated 32-bit address.

For details, see the hardware manual of the product used.



Store instruction	n>		
SST.W		Short format store word	
		Storage of word data	
Instruction format]	SST.W re	eg2, disp8 [ep]	
Operation]	$adr \gets ep$	+ zero-extend (disp8) ^{Note}	
	Store-memory (adr, GR [reg2] , Word)		
		An MAE or MDP exception might occur depending on the result of address calculation.	
Format]	Format IV	/	
[Opcode]	15 rrrrr1	0 .010ddddd1	
	dddddd is	s the higher 6 bits of disp8.	
Flags]	CY	_	
	OV	_	
	S	_	
	Z	_	
	SAT	_	
[Description]	Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate a		
	22 hit add	dress and stores the word data of reg2 to the generated 32-bit address.	

For details, see the hardware manual of the product used.



<store instructio<="" th=""><th>n></th></store>	n>
ST.B	Store byte
	Storage of byte data
[Instruction format]	(1) ST.B reg2, disp16 [reg1]
Instruction formatj	(1) ST.B reg3, disp23 [reg1]
[Operation]	(1) adr ← GR [reg1] + sign-extend (disp16) ^{Note}
[opoidioi]	Store-memory (adr, GR [reg2], Byte)
	(2) adr \leftarrow GR [reg1] + sign-extend (disp23) ^{Note}
	Store-memory (adr, GR [reg3], Byte)
	Note An MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VII
	(2) Format XIV
[Opcode]	15 031 16 (1) rrrr111010RRRRR dddddddddddddddddddddddddddd
	15 031 1647 32
	(2) 00000111100RRRRR www.wddddddd1101 DDDDDDDDDDDDDDDDD
	Where RRRRR = reg1, wwwww = reg3.
	dddddd is the lower 7 bits of disp23.
	DDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	CY —
	ov _
	s —
	Z —
	SAT —
[Description]	(1) Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extended
	to word length, to generate a 32-bit address and stores the lowest byte data of general-purpose
	register reg2 to the generated address.
	(2) Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended
	to word length, to generate a 32-bit address and stores the lowest byte data of general-purpose
	register reg3 to the generated address.



<Store instruction>

Store instruction	ction>			
ST.DW	Store Double Word			
	Storage of doubleword data			
[Instruction forma	t] ST.DW reg3, disp23[reg1]			
[Operation]	$adr \leftarrow GR [reg1] + sign-extend (disp23)^{Note}$			
	data ← GR[reg3+1] GR[reg3]			
	Store-memory (adr, data, Double-word)			
	Note An MAE or MDP exception might occur depending on the result of address			
	calculation.			
[Format]	Format XIV			
[Opcode]	15 0 31 1647 32			
[]	00000111101RRRRR wwwwdddddd01111 DDDDDDDDDDDDDDDDD			
	Where RRRRR = reg1, wwwww = reg3.			
	dddddd is the lower side bits 6 to 1 of disp23.			
	DDDDDDDDDDDDD is the higher 16 bits of disp23.			
[Flags]	CY —			
	OV —			
	s —			
	Z —			
	SAT —			
[Description]	Adde the date of general purpose register reg1 to a 22 bit displacement value sign outended to warr			
[Description]	Adds the data of general-purpose register reg1 to a 23-bit displacement value sign-extended to word length to generate a 32-bit address. Doubleword data consisting of the lower 32 bits of the word data			
	of general-purpose register reg3 and the higher 32 bits of the word data of reg3 + 1 is then stored at			
	this address.			
[Supplement]	reg3 must be an even-numbered register.			
Cautions 1.	According to the CPU core hardware specifications, a misaligned access exception (MAE) might			
	occur as a result of address calculation.			
I	For details, see the hardware manual of the product used.			
	However, a misaligned access exception will not occur if the result of address calculation has a			
\\	word boundary.			

RENESAS

<store instructio<="" th=""><th>n></th></store>	n>
ST.H	Store halfword
	Storage of halfword data
[Instruction format]	(1) ST.H reg2, disp16 [reg1]
	(2) ST.H reg3, disp23 [reg1]
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}
	Store-memory (adr, GR [reg2], Halfword)
	(2) adr \leftarrow GR [reg1] + sign-extend (disp23) ^{Note}
	Store-memory (adr, GR [reg3], Halfword)
	Note An MAE or MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VII
	(2) Format XIV
[Opcode]	15 031 16
	(1) rrrr111011RRRRR dddddddddddddddd
	Where ddddddddddddd is the higher 15 bits of disp16.
	<u>15 031 1647 32</u>
	(2) 00000111101RRRRR wwwwwdddddd01101 DDDDDDDDDDDDDDDD
	Where RRRRR = reg1, wwwww = reg3.
	ddddd is the lower side bits 6 to 1 of disp23.
	DDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	Сү —
	ov —
	s —
	Z —
	SAT —
[Description]	(1) Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extended
	to word length, to generate a 32-bit address and stores the lower halfword data of general-purpose
	register reg2 to the generated address.
	(2) Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended
	to word length, to generate a 32-bit address and stores the lower halfword data of general-purpose

register reg3 to the generated address.

RENESAS

Caution According to the CPU core hardware specifications, a misaligned access exception (MAE) might occur as a result of address calculation. For details, see the hardware manual of the product used.



<store instructio<="" th=""><th>ŋ></th></store>	ŋ>
ST.W	Store word
	Storage of word data
[Instruction format]	(1) ST.W reg2, disp16 [reg1]
	(2) ST.W reg3, disp23 [reg1]
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}
	Store-memory (adr, GR [reg2], Word)
	(2) adr \leftarrow GR [reg1] + sign-extend (disp23) ^{Note}
	Store-memory (adr, GR [reg3], Word)
	Note An MAE or MDP exception might occur depending on the result of address calculation.
[Format]	(1) Format VII
	(2) Format XIV
[Opcode]	15 031 16
	(1) rrrr111011RRRRR ddddddddddddddd
	Where ddddddddddddd is the higher 15 bits of disp16.
	15 031 1647 32
	(2) 00000111100RRRRR wwwwwdddddd01111 DDDDDDDDDDDDDDD
	Where RRRRR = reg1, wwwww = reg3.
	dddddd is the lower side bits 6 to 1 of disp23.
	DDDDDDDDDDDDD is the higher 16 bits of disp23.
[Flags]	CY —
	OV —
	s —
	Z —
	SAT —
[Description]	(1) Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extende
	to word length, to generate a 32-bit address and stores the word data of general-purpose register
	reg2 to the generated 32-bit address.
	(2) Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended
	to word length, to generate a 32-bit address and stores the word data of general-purpose register

reg3 to the generated 32-bit address.

RENESAS

Caution According to the CPU core hardware specifications, a misaligned access exception (MAE) might occur as a result of address calculation. For details, see the hardware manual of the product used.



	on>
STC.W	Store Conditional
	Conditional storage when atomic word data manipulation is complete
nstruction format]	STC.W reg3, [reg1]
Operation]	adr \leftarrow GR[reg1] ^{Note 1}
	data \leftarrow GR[reg3]
	Store-memory (adr, data, Word)
	Note 1. An MAE, MDP exception might occur depending on the result of address calculation
Format]	Format VII
[Onesda]	
[Opcode]	15 0 31 16 00000111111RRRRR wwww01101111010 0
	00000111111RRRRR wwww01101111010
	00000111111RRRRR wwww01101111010 CY —
[Opcode] Flags]	00000111111RRRR wwww01101111010 CY – OV –
	00000111111RRRRR wwww01101111010 CY — OV — S —

For details, see the hardware manual of the product used.



<special instruction=""></special>			
STSR	Store contents of system register		
	Storage of contents of system register		
[Instruction format]	STSR regID, reg2, selID		
	STSR regID, reg2		
[Operation]	$GR \ [reg2] \leftarrow SR \ [regID, \ selID]^{Note}$		
	Note An exception might occur depending on the access permission. For details, see 2.5.3 Register Updating.		
[Format]	Format IX		
[Opcode]	15 0 31 16 rrrrr111111RRRRR sssss00001000000 rrrrr: reg2, sssss: sellD, RRRR:		
[Flags]	CY —		
	ov —		
	S —		
	Z —		
	SAT —		
[Description]	Stores the system register contents specified by the system register number and group number		
	(regID, seIID) in general-purpose register reg2. The system register is not affected. If seIID is		
	omitted, it is assumed that sellD is 0.		
[Supplement]	A PIE or UCPOP exception might occur as a result of executing this instruction, depending on the		
	combination of CPU operating mode and system register to be accessed. For details, see 2.5.3		
	Register Updating.		
register	tem register number or group number is a unique number used to identify each system . How to access undefined registers is described in 2.5.4 Accessing Undefined Registers , essing undefined registers is not recommended.		



<Arithmetic instruction>

SUB		Subtract
		Subtraction
[Instruction format]	SUB reg1,	reg2
[Operation]	GR [reg2] ←	- GR [reg2] – GR [reg1]
[Format]	Format I	
[Opcode]	15 rrrrr001	0 101RRRR
[Flags]	CY	"1" if a borrow occurs from MSB; otherwise, "0".
	OV	"1" if overflow occurs; otherwise, "0".
	S	"1" if the operation result is negative; otherwise, "0".
	Z	"1" if the operation result is "0"; otherwise, "0".
	SAT	_
[Description]		e word data of general-purpose register reg1 from the word data of general-purpose 2 and stores the result in general-purpose register reg2. General-purpose register reg1



is

SUBR		Subtrac	t reverse
		Reverse su	Ibtraction
[Instruction format]	SUBR re	g1, reg2	
[Operation]	GR [reg2]	←GR [reg1] – GR [reg2]	
[Format]	Format I		
[Opcode]	15 rrrrr0	0 01100RRRR	
[Flags]	CY OV S Z SAT	 "1" if a borrow occurs from MSB; otherwise, "0". "1" if overflow occurs; otherwise, "0". "1" if the operation result is negative; otherwise, "0". "1" if the operation result is "0"; otherwise, "0". 	
[Description]		the word data of general-purpose register reg2 from the word data of gener eg1 and stores the result in general-purpose register reg2. General-purpose ed.	



is

<special inst<="" th=""><th>ruction></th></special>	ruction>
SWITCH	Jump with table look up
	Jump with table look up
[Instruction forma	t] SWITCH reg1
[Operation]	adr \leftarrow (PC + 2) + (GR [reg1] logically shift left by 1) ^{Note}
	$PC \leftarrow (PC + 2) + (sign-extend (Load-memory (adr, Halfword))) logically shift left by 1$
	Note An MDP exception might occur depending on the result of address calculation.
[Format]	Format I
[Opcode]	15 0 000000010RRRR
	RRRRR ≠ 00000 (Do not specify r0 for reg1.)
[Flags]	CY —
	OV —
	S —
	Z —
	SAT —
[Description]	The following steps are taken.
(1)	Adds the start address (the one subsequent to the SWITCH instruction) to general-purpose register
	reg1, logically left-shifted by 1, to generate a 32-bit table entry address.
(2)	Loads the halfword entry data indicated by the address generated in step (1).
(3)	Adds the table start address after sign-extending the loaded halfword data and logically left-shifting i
	by 1 (the one subsequent to the SWITCH instruction) to generate a 32-bit target address.
(4)	Jumps to the target address generated in step (3).
Cautions	1. Do not specify r0 for reg1.
	2. In the SWITCH instruction memory read operation executed in order to read the table, memory protection is performed.
L	· ·



<Data manipulation instruction>

	Sign extend byte
SXB	
	Sign-extension of byte data

[Instruction format]	SXB reg1	
[Operation]	GR [reg1] ∢	– sign-extend (GR [reg1] (7:0))
[Format]	Format I	
[Opcode]	15 0000000	0 0101rrrrr
[Flags]	CY OV S Z SAT	
[Description]	Sign-extend	ds the lowest byte of general-purpose register reg1 to word length.



<Data manipulation instruction>

Sign extend halfword SXH Sign-extension of halfword data

[Instruction format]	SXH reg1	
[Operation]	GR [reg1] \leftarrow sign-extend (GR [reg1] (15:0))	
[Format]	Format I	
[Opcode]	15 0 0000000111RRRRR	
[Flags]	CY — OV — S — Z — SAT —	
[Description]	Sign-extends the lower halfword of general-purpose register re	eg1 to word length.



exceptions
instruction
<u>ו</u>

[Instruction format]	SYNCE		
[Operation]	Synchronizes exceptions.		
[Format]	Format I		
[Opcode]	15 0 0000000011101		
[Flags]	CY OV S Z SAT		
[Description]	Synchronizes all preceding imprecise exceptions (FPI exceptions) ^{Note} of this instruction. Note The FPI exception does not occur because this CPU does not have an FPU function.		
[Supplement]	For details about the synchronization function, see 5.4 Synchronization Function.		



Synchronize instruction pipeline
SYNCI
Instruction pipeline synchronization instruction

[Instruction format]	SYNCI	
[Operation]	Synchronizes inst	ruction fetches.
[Format]	Format I	
[Opcode]	15 0000000000001	0 1100
[Flags]	CY – OV – S –	
	Z – SAT –	
[Description]	Discards unexecu	ted instructions in the pipeline, and re-fetches the subsequent instructions.
[Supplement]	For details about the synchronization function, see 5.4 Synchronization Function.	



	Synchronize memory
SYNCM	
	Memory synchronize instruction

[Instruction format]	SYNCM			
[Operation]	Synchronizes memory accesses.			
[Format]	Format I			
[Opcode]	15 00000000	0 000011110		
[Flags]	CY	_		
	OV	_		
	S	_		
	Z	—		
	SAT	_		
[Description]	Waits for the	e completion of execution of all preceding instructions and all preceding memory		
	accesses (load and store). By executing the SYNCM instruction, the result of the preceding memory			
	accesses ca	an be referenced by any master device within the system.		
[Supplement]		about the synchronization function, see 5.4 Synchronization Function. The completion of uction may not be guaranteed by the SYNCM instruction depending on the destination of		
	the store ins	struction. For details, see the hardware manual of the product used.		



Synchronize pipeline
SYNCP
[Instruction format] SYNCP

[Operation]	Synchronizes pipeline.		
[Format]	Format I		
[Opcode]	15 0 0000000011111		
[Flags]	CY — OV —		
	s —		
	Z —		
	SAT —		
[Description]	Waits for the completion of execution of preceding instructions to reflect the result of the preceding instructions to subsequent instructions. The SYNCP instruction waits for the completion of load instruction (until the loaded data is stored in a register), but does not wait for the completion of store instruction (until the destination memory or register is updated).		
[Supplement]	For details about the synchronization function, see 5.4 Synchronization Function.		



SYSCALL

System call

System call exception

[Instruction format]	SYSCALL vector8
[Operation]	$\begin{split} EIPC \leftarrow PC + 4 \ (return \ PC) \\ \\ EIPSW \leftarrow PSW \\ \\ EIIC \leftarrow exception \ cause \ code^{Note 1} \\ \\ PSW.UM \leftarrow 0 \\ \\ PSW.EP \leftarrow 1 \\ \\ PSW.ID \leftarrow 1 \\ \\ if \ (vector8 <= SCCFG.SIZE) \ is \ satisfied \\ \\ \\ \\ then adr \leftarrow SCBP + zero\text{-extend} \ (vector8 \ logically \ shift \ left \ by 2)^{Note 2} \\ \\ \\ \\ PC \leftarrow SCBP + Load\text{-memory} \ (adr, \ Word) \end{split}$
Notes	 See Table 4-1 Exception Cause List. An MDP exception might occur depending on the result of address calculation.
[Format]	Format X
[Opcode]	15 0.31 16 11010111111vvvvv 00VVV00101100000 Where vvv is the higher 3 bits of vector8 and vvvvvv is the lower 5 bits of vector8.
[Flags]	CY OV S Z SAT



[Description]	<1>	Saves the contents of the return PC (address of the instruction next to the SYSCALL		
	instruction) and PSW to EIPC and EIPSW.			
	<2>	Stores the exception cause code corresponding to vector8 in the EIIC register.		
	The exception cause code is the value of vector8 plus 8000H.			
	<3>	Updates the PSW according to the exception causes listed in Table 4-1.		
	<4>	Generates a 32-bit table entry address by adding the value of the SCBP register and vector8		
	that is	s logically shifted 2 bits to the left and zero-extended to a word length.		
	If veo	ctor8 is greater than the value specified by the SIZE bit of system register SCCFG; however,		
	vector8 that is used for the generation of a 32-bit table entry address is handled as 0.			
	<5>	Loads the word of the address generated in <4>.		
	<6>	Generates a 32-bit target address by adding the value of the SCBP register to the data in <5>.		
	<7>	Branches to the target address generated in <6>.		

 Caution
 In the SYSCALL instruction memory read operation executed in order to read the table, memory protection is performed with the supervisor privilege.



TRAP

Trap

Software exception

[Instruction format]	TRAP vector5					
[Operation]	$\begin{split} EIPC &\leftarrow PC + 4 \text{ (return PC)} \\ EIPSW &\leftarrow PSW \\ EIIC &\leftarrow exception\ cause\ code^{\mathsf{Note\ 1}} \\ PSW.UM &\leftarrow 0 \\ PSW.EP &\leftarrow 1 \\ PSW.ID &\leftarrow 1 \\ PC &\leftarrow exception\ handler\ address^{\mathsf{Note\ 2}} \end{split}$					
Notes	 See Table 4-1 Exception Cause List. See 4.5 Exception Handler Address. 					
[Format]	Format X					
[Opcode]	15 0 31 16 00000111111vvvvv 0000000100000000					
[Flags]	CY – OV – S – Z –					

_

SAT



[Description]

Saves the contents of the return PC (address of the instruction next to the TRAP instruction) and the current contents of the PSW to EIPC and EIPSW, respectively, stores the exception cause code in the EIIC register, and updates the PSW according to the exception causes listed in **Table 4-1**. Execution then branches to the exception handler address and exception handling is started. The following table shows the correspondence between vector5 and exception cause codes and exception handler addresses are calculated based on the offset addresses listed in the following table. For details, see **4.5 Exception Handler Address**.

vector5	Exception Cause Code	Offset Address
00H	00000040H	40H
01H	00000041H	
0FH	0000004FH	
10H	00000050H	50H
11H	00000051H	
1FH	0000005FH	



<logical instruct<="" p=""></logical>	ion>		
TST			Test
			Test
[Instruction format]	TST reg1	, reg2	
[Operation]	$result \gets G$	R [reg2] AND GR [reg1]	
[Format]	Format I		
[Opcode]	15 rrrr00	0)1011rrrrr	
[Flags]	CY	_	
	OV	0	
	S	"1" if operation result word data MSB is "1"; otherwise, "0".	
	Z	"1" if the operation result is "0"; otherwise, 0.	
	SAT	_	
[Description]		word data of general-purpose register reg2 with the word data of general-pu	
	reg1. The	result is not stored with only the flags being changed. General-purpose regi	sters reg1 and
	reg2 are n	ot affected.	



<Bit manipulation instruction>

<bit manipulation<="" th=""><th>n instruction></th></bit>	n instruction>					
TST1	Test bit					
1311	Bit test					
[Instruction format]	(1) TST1 bit#3, disp16 [reg1]					
	(2) TST1 reg2, [reg1]					
[Operation]	(1) adr \leftarrow GR [reg1] + sign-extend (disp16) ^{Note}					
	token \leftarrow Load-memory (adr, Byte)					
	Z flag \leftarrow Not (extract-bit (token, bit#3))					
	(2) $\operatorname{adr} \leftarrow \operatorname{GR} [\operatorname{reg1}]^{\operatorname{Note}}$					
	token \leftarrow Load-memory (adr, Byte)					
	Z flag \leftarrow Not (extract-bit (token, reg2))					
	Note An MDP exception might occur depending on the result of address calculation.					
[Format]	(1) Format VIII					
	(2) Format IX					
[Opcode]	15 0 31 16					
[opcode]	(1) 11bbb111110RRRRR ddddddddddddddd					
	15 0 31 16 (2) rrrr111111RRRR 000000011100110					
	(2)					
[Flags]	СҮ —					
	OV —					
	s —					
	Z "1" if bit specified by operand = "0", "0" if bit specified by operand = "1".					
	SAT —					
[Description]	(1) Adds the word data of general-purpose register reg1 to the16-bit displacement data, sign-					
	extended to word length, to generate a 32-bit address; checks the bit specified by the 3-bit bit					
	number at the byte data location referenced by the generated address. If the specified bit is "0", "1"					
	is set to the Z flag of PSW and if the bit is "1", the Z flag is cleared to "0". The byte data, including					
	the specified bit, is not affected.					
	 Reads the word data of general-purpose register reg1 to generate a 32-bit address; checks 					
	the bit specified by the lower 3 bits of reg2 at the byte data location referenced by the generated					
	address. If the specified bit is "0", "1" is set to the Z flag of PSW and if the bit is "1", the Z flag is					
	cleared to "0". The byte data, including the specified bit, is not affected.					

<logical instruct<="" th=""><th>ion></th><th></th><th></th></logical>	ion>		
XOR			Exclusive OR
			Exclusive OR
[Instruction format]	XOR reg1	, reg2	
[Operation]	GR [rea2]	← GR [reg2] XOR GR [reg1]	
[000.000.]	0.1[.09=]		
[Format]	Format I		
[Opcode]	15	0	
[00000]		01001RRRRR	
[Flags]	CY	_	
	OV	0	
	S	"1" if operation result word data MSB is "1"; otherwise, "0".	
	Z	"1" if the operation result is "0"; otherwise, "0".	
	SAT	_	
[Description]	Exclusively	/ ORs the word data of general-purpose register reg2 with the word da	ata of general-
	purpose re	gister reg1 and stores the result in general-purpose register reg2. Ge	neral-purpose
	register reg	g1 is not affected.	



<Logical instruction>

XORI		Exclusive OR immediate (16-bit)
		Exclusive OR immediate
[Instruction format]	XORI imr	n16, reg1, reg2
[Operation]	GR [reg2]	\leftarrow GR [reg1] XOR zero-extend (imm16)
[Format]	Format VI	
[Opcode]	15 rrrr1	031 16 10101RRRRR iiiiiiiiiiiiii
[Flags]	CY OV S Z SAT	— 0 "1" if operation result word data MSB is "1"; otherwise, "0". "1" if the operation result is "0"; otherwise, "0". —
[Description]	zero-exter	y ORs the word data of general-purpose register reg1 with the 16-bit immediate data, nded to word length, and stores the result in general-purpose register reg2. General- egister reg1 is not affected.



<Data manipulation instruction>

	Zero extend byte
ZXB	
	Zero-extension of byte data

[Instruction format]	ZXB reg1	
[Operation]	GR [reg1] ←	- zero-extend (GR [reg1] (7:0))
[Format]	Format I	
[Opcode]	15 00000000	0 100rrrrr
[Flags]	CY OV S Z SAT	
[Description]	Zero-extend	s the lowest byte of general-purpose register reg1 to word length.



<Data manipulation instruction>

Zero extend halfword	ZXH
Zero-extension of halfword data	

[Instruction format]	ZXH reg1				
[Operation]	GR [reg1] \leftarrow zero-extend (GR [reg1] (15:0))				
[Format]	Format I				
[Opcode]	15 0 0000000110RRRR				
[Flags]	CY — OV — S — Z — SAT —				
[Description]	Zero-extends the lower halfword of general-purpose register reg1 to word length.				



6.3 Cache Instructions

6.3.1 Overview of Cache Instructions

This CPU does not have a cache and so does not have cache instructions.

- CACHE Note1: Cache
- PREF ^{Note1}: Prefetch

Note 1. The CACHE and PREF instructions are handled as NOP instructions.

6.3.2 Cache Instruction Set

This section details each instruction, dividing each mnemonic (in alphabetical order) into the following items.

Instruction format:	Indicates how the instruction is written and its operand(s).
Operation:	Indicates the function of the instruction.
Format:	Indicates the instruction format.
Opcode:	Indicates the bit field of the instruction opcode.
Description:	Describes the operation of the instruction.
Supplement:	Provides supplementary information on the instruction.



<Cache instruction>

	CACHE					Cache
						Cache operation
	[Instruction format]	CACHE ca	cheop, [reg	1]		
[Operation]		No operatior	n is perform	ed.		
[Format] F		Format X				
I	[Opcode]	15 111pp1113	111RRRRR		16 0000	
		ррггггг ш	uicales cac	neop.		
[F	lags]	CY	_			
		OV	—			
		S	—			
		Z	—			
		SAT	—			

[Description]

This CPU handles the CACHE instruction as the NOP instruction.



<Cache instruction>

PREF		Prefetch
		Prefetch
[Instruction format]	PREF prefop, [reg1]	

[Operation] No operation is performed.	[Operation]	No operation is performed.
--	-------------	----------------------------

[Format] Format X

[Opcode]	<u>15 0</u>	31 16
	11011111111RRRRR	PPPPP00101100000

PPPPP indicates prefop.

[Flags]	CY	_
	OV	—
	S	_
	Z	_
	SAT	_

[Description]

This CPU handles the PREF instruction as the NOP instruction.



CHAPTER 7 RESET

7.1 Status of Registers after Reset

If a reset signal is input by a method defined by the hardware specifications, the program registers and system registers are placed in the status shown by the value after reset of each register in **CHAPTER 3 REGISTER SET**, and program execution is started. Set the contents of each register to an appropriate value in the program.

The CPU executes a reset to start execution of a program from the reset address specified by **4.5** Exception Handler Address.

Note that because the PSW.ID bit is set (1) immediately after a reset, conditional EI level exceptions will not be acknowledged. To acknowledge conditional EI level exceptions, clear (0) the PSW.ID bit.



APPENDIX A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS

Certain system registers require the following procedures to resolve hazards when their values are updated by the LDSR instruction.

• Instruction fetching

When an instruction is to be fetched after updating a register covered by the description below, after executing the instruction to update the register, only allow the instruction fetch to start after execution of an EIRET, FERET, or SYNCI instruction.

- PSW.UM, MCFG0.SPID

When an instruction is to be fetched after updating a register covered by the description below, execute the instruction to update the register before allowing the instruction fetch to start.

- All registers related to ASID and MPU (register number: SR*,5-7)

SYSCALL instruction

When a SYSCALL instruction is to be executed after updating the register below, execute a SYNCP instruction after the instruction to update the register and before the SYSCALL instruction.

-SCCFG

Load/Store

When an instruction associated with Load/Store after updating the registers below, execute a SYNCP instruction after executing the instruction to update the registers before Load/Store instruction.

-ASID, MPU protection area setting register (Register number: SR*,6-7)

Interrupt

Update the registers below when interrupt is inhibited. (PSW.ID = 1).

-PSW.EBV, EBASE, INTBP, ISPR, PMR, ICSR, INTCFG



APPENDIX B NUMBER OF INSTRUCTION EXECTUION CLOCKS



B.1 Number of G3K Instruction Execution Clocks

1) Basic instruction

Types of Instructions	Mnemonics	Operand	Instruction Length		of Executi	
		Operand	(Number of Bytes)		repeat	latency
Load instruction	LD. B	disp16 [reg1], reg2	4	1	1	2*1
		disp23 [reg1], reg3	6		1	2*1
	ld. Bu	disp16 [reg1] , reg2	4	1	1	2*1
		disp23 [reg1] , reg3	6		1	2 *1
	LD. H	disp16 [reg1] , reg2	4		1	2*1
		disp23 [reg1], reg3	6		1	2*1
	ld. Hu	disp16 [reg1] , reg2	4		1	2*1
		disp23 [reg1], reg3	6		1	2 ^{*1}
	LD. W	disp16 [reg1] , reg2	4		1	2*1
		disp23 [reg1], reg3	6		1	2 *1
	LD. DW	disp23 [reg1], reg3	6		1	4 ^{*1}
ep relative	SLD. B	disp7 [ep] , reg2	2		1	2*1
	SLD. BU	disp4 [ep] , reg2	2		1	2*1
	SLD. H	disp8 [ep] , reg2	2		1	2*1
	SLD. HU	disp5 [ep] , reg2	2		1	2*1
	SLD. W	disp8 [ep] , reg2	2	1	1	2*1
Store instruction	ST. B	reg2, disp16 [reg1]	4		1	1
		reg3, disp23 [reg1]	6	1	1	1
	ST. H	reg2, disp16 [reg1]	4	1	1	1
		reg3, disp23 [reg1]	6	1	1	1
	ST.W	reg2, disp16 [reg1]	4	1	1	1
		reg3, disp23 [reg1]	6	1	1	1
	ST. DW	reg3, disp23 [reg1]	6	2	2	2
ep relative	SST. B	reg2, disp7 [ep]	2	1	1	1
	SST. H	reg2, disp8 [ep]	2	1	1	1
	SST.W	reg2, disp8 [ep]	2	1	1	1
Multiplication	MUL	reg1, reg2, reg3	4	1	4	4
instruction		imm9, reg2, reg3	4	1	4	4
	MULH	reg1, reg2	2	1	1	1
		imm5, reg2	2	1	1	1
	MULHI	imm16, reg1, reg2	4	1	1	1
	MULU	reg1, reg2, reg3	4	1	4	4
		imm9, reg2, reg3	4	1	4	4
Multiply-accumulate	MAC	reg1, reg2, reg3, reg4	4	2	5	5
operation	MACU	reg1, reg2, reg3, reg4	4	2	5	5
Arithmetic instruction	ADD	reg1, reg2	2	1	1	1
		imm5, reg2	2	1	1	1
	ADD I	imm16, reg1, reg2	4	1	1	1
	CMP	reg1, reg2	2	1	1	1
		imm5, reg2	2	1	1	1
	MOV	reg1, reg2	2	1	1	1
		imm5, reg2	2	1	1	1
		imm32, reg1	6	1	1	1
	MOVEA	imm16, reg1, reg2	4		1	1
	MOVHI	imm16, reg1, reg2	4			1
	SUB	reg1, reg2	2		1	1
	SUBR	reg1, reg2	2	1	1	1
Operation with	ADF	cccc, reg1, reg2, reg3	4	1	1	1
condition	SBF	cccc, reg1, reg2, reg3	4	1	1	1
		reg1, reg2	2		1	1
Saturated operation	SATADD				1 ·	
Saturated operation	SATADD		2	1	1	11
Saturated operation	SATADD	imm5, reg2	2	1	1 1	1 1
Saturated operation		imm5, reg2 reg1, reg2, reg3	2 4	1 1	1	1
Saturated operation	SATSUB	imm5, reg2 reg1, reg2, reg3 reg1, reg2	2 4 2	1 1 1	1 1	1 1
Saturated operation	SATSUB	imm5, reg2 reg1, reg2, reg3 reg1, reg2 reg1, reg2, reg3	2 4 2 4	1 1 1 1	1 1 1	1 1 1
Saturated operation	SATSUB Satsubi	imm5, reg2 reg1, reg2, reg3 reg1, reg2 reg1, reg2, reg3 imm16, reg1, reg2	2 4 2 4 4 4	1 1 1 1 1	1 1 1 1	1 1 1 1
	SATSUB SATSUBI SATSUBR	imm5, reg2 reg1, reg2, reg3 reg1, reg2 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2	2 4 2 4 4 2 2 2 2 2	1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1 1
	SATSUB SATSUBI SATSUBR AND	imm5, reg2 reg1, reg2, reg3 reg1, reg2 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2 reg1, reg2	2 4 2 4 4 2 2 2 2	1 1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1
	SATSUB SATSUBI SATSUBR AND AND I	imm5, reg2 reg1, reg2, reg3 reg1, reg2 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 imm16, reg1, reg2	2 4 2 4 4 2 2 2 2 4	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1
	SATSUB SATSUBI SATSUBR AND AND I NOT	imm5, reg2 reg1, reg2, reg3 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 imm16, reg1, reg2 reg1, reg2 reg1, reg2	2 4 2 4 4 2 2 2 4 2 2 4 2	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1
	SATSUB SATSUBI SATSUBR AND ANDI NOT OR	imm5, reg2 reg1, reg2, reg3 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2	2 4 2 4 4 2 2 2 4 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1
	SATSUB SATSUBI SATSUBR AND ANDI NOT OR ORI	imm5, reg2 reg1, reg2, reg3 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 imm16, reg1, reg2	2 4 2 4 4 2 2 2 4 2 2 4 2 2 4	1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1
Saturated operation	SATSUB SATSUBI SATSUBR AND ANDI NOT OR	imm5, reg2 reg1, reg2, reg3 reg1, reg2, reg3 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2 imm16, reg1, reg2 reg1, reg2 reg1, reg2 reg1, reg2	2 4 2 4 4 2 2 2 4 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1



RH850G3K software 1) Basic instruction

APPENDIX B Numbers of Instruction Execution Clock

Type of Instructions	Mnemonics	Operand	Instruction Length	Number	OF EXCUTIC	
	BINS	reg1, pos, width, reg2	(Number of Bytes) 4		repeat 1	latency 1
Data operation instruction	BSH					1
	BSW	reg2, reg3 reg2, reg3				1
	CMOV					1
		cccc, reg1, reg2, reg3 cccc, imm5, reg2, reg3				1
	HSH				-	1
	HSW	reg2, reg3			-	•
	ROTL	reg2, reg3				1
	RUIL	imm5, reg2, reg3			-	1
	SAR	reg1, reg2, reg3				1 1
	SAR	reg1, reg2				
		imm5, reg2				1
	0.4.05	reg1, reg2, reg3				1
	SASF	cccc, reg2				1
	SETF	cccc, reg2				1
	SHL	reg1, reg2		-		1
		imm5, reg2				1
	0115	reg1, reg2, reg3				1
	SHR	reg1, reg2		-		1
		imm5, reg2				1
	OVD	reg1, reg2, reg3				1
	SXB	reg1				1
	SXH	reg1				1
	ZXB	reg1				1
	ZXH	reg1			-	1
Bit search instruction	SCHOL	reg2, reg3				1
	SCH0R	reg2, reg3				1
	SCH1L	reg2, reg3				1
	SCH1R	reg2, reg3	4	1	1	1
Division instruction	DIV	reg1, reg2, reg3	4	36	36	36
	DIVH	reg1, reg2	2	36	36	36
		reg1, reg2, reg3	4	36	36	36
	DIVHU	reg1, reg2, reg3	4	35	35	35
	DIVU	reg1, reg2, reg3	4	35	35	35
High-speed divide	DIVQ	reg1, reg2, reg3	4	N+7*2	N+7* ²	N+7*2
operation	DIVQU	reg1, reg2, reg3	4	N+6*2	N+6*2	N+6*2
Branch instructions	Bcond	disp9 (When Branch prediction is matched)	2	1* ³	1* ³	1* ³
		disp9 (When Branch prediction is not matched)	2	2* ³	2 *3	2* ³
	Bcond	disp17 (When Branch prediction is matched)				1* ³
		disp17 (When Branch prediction is not matched)	4	2* ³		2* ³
	JARL	disp22, reg2	4	2	2	2
		disp32, reg1	6	2	2	2
		[reg1], reg3	4	3		3
	JMP	[reg1]	2	3		3
		disp32 [reg1]	6	3	3	3
	JR	disp22	4	2	2	2
	JR	disp32	6	2	2	2
oop instruction	JOOP	reg1, disp16 (When reg1 is 0 after updating)	4	2* ³	2* ³	2* ³
		reg1, disp16 (When reg1 is not 0 after updating)	4	5* ³	5* ³	5* ³
Bit manipulation instruction	CLR1	bit#3, disp16 [reg1]	4	3* ⁴	3* ⁴	3*4
		reg2, [reg1]	4	-		3*4
	NOT1	bit#3, disp16 [reg1]	4	3*4	3*4	3*4
		reg2, [reg1]				3* ⁴
	SET1	bit#3, disp16 [reg1]			3* ⁴	3* ⁴
		reg2, [reg1]	4			3* ⁴
	TST1	bit#3, disp16 [reg1]	4		-	3*4
	1	reg2, [reg1]	4			3*4



RH850G3K software

1) Basic instruction

			Instruction Length	Number	of Excution	on Clock
pe of Instructions	Mnemonics	Operand	(Number of Bytes)	issue	repeat	latenc
ecial instruction						
Table reference branch	ISWITCH	reg1	2	5	5	5
Sub routine call	CALLT	imm6	2	5	5	5
	CTRET	—	4	4	4	4
System call exception	SYSCALL	vector8	4	6	6	6
Software exception	FETRAP	vector4	2	4	4	4
	TRAP	vector5	4	4	4	4
Return from exception	EIRET	—	4	4	4	4
processing	FERET	-	4	4	4	4
El level interrupt	DI	_	4	1	1	1
	EI	—	4	1	1	1
Restoration from &	DISPOSE	imm5, list12	4	n+1*5	n+1*5	n+1*5
storage on stack		imm5, list12, [reg1]	4	n+3*⁵	n+3*⁵	n+3*⁵
	PREPARE	list12, imm5	4	n+1*5	n+1*⁵	n+1*5
		list12, imm5, sp	4	n+2*⁵	n+2*5	n+2*5
		list12, imm5, imm16	6	n+2*⁵	n+2*⁵	n+2*5
		list12, imm5, imm16<<16	6	n+2*⁵	n+2*⁵	n+2*5
		list12, imm5, imm32	8	n+2*⁵	n+2*⁵	n+2*5
	POPSP	rh-rt	4	n+1*6	n+1*6	n+1*6
	PUSHSP	rh-rt	4	n+21*6	n+1*6	n+1*6
System register	LDSR	reg2, regID, selID	4	1	1	1
operation	STSR	regID, reg2, selID	4	1	1	1
Exclusive control	CAXI	[reg1], reg2, reg3	4	5* ⁴	5* ⁴	5* ⁴
	LDL.W ^{Note A}	[reg1], reg3	4	1	1	2* ¹
	STC.WNote A	reg3, [reg1]	4	1	1	1
Stop	HALT	—	4	Undefined	Undefined	J Undefin
	SYOOZE	—	4	Undefined	Undefined	J Undefir
Synchronization	SYNCE	—	2	Undefined	Undefined	I Undefir
	SYNCI	—	2	Undefined	Undefined	J Undefir
	SYNCM	—	2	Undefined	Undefined	J Undefir
	SYNCP	—	2	Undefined	Undefined	J Undefir
Others	NOP	—	2	1	1	1
	RIE	_	4	4	4	4

2) Cache instruction

			Instruction Length	Number of	of Executi	ion Clocks
Type of Instructions	Mnemonics		(Number of Bytes)		repeat	latency
Cache operation instruction	CACHE	cacheop, [reg1]	4	1	1	1
Pre-fetch instruction	PREF	prefop, [reg1]	4	1	1	1

Note 1. These values are for access to the RAM area, where there are no wait states (2 + number of read access wait states).

In access to areas other than the RAM area, the value is 3 (3 + number of read access wait states).

- Note 2. N = (number of valid bits in absolute value of dividend) (number of valid bits in absolute value of divisor) However, if N < 1, N becomes 1. Division by 0 leads to N being 1. The range of N is from 1 to 31.
- Note 3. When an instruction to rewrite the contents of the PSW register immediately precedes this instruction, the value will be the number of clock cycles for execution + 1.
- Note 4. This value is for access to the RAM area, where there are no wait states (2 + number of read access wait states). In access to areas other than the RAM area, the value is 4 (4 + number of read access wait states). For the CAXI instruction, the value will be the number of clock cycles for execution of a bit manipulation instruction + 2.
- Note 5. "n" depends on the total number of registers specified in the list. When there are no wait states, the values are as shown below.

PREPARE: Minimum value is 0, maximum value is 12

DISPOSE: Minimum value is 1, maximum value is 12 (if accompanied by JMP, add 2 clock cycles).

When n is 0, 1 clock cycle is required. (DISPOSE instruction with JMP: 3 clock cycles)



Note 6. "n" depends on the total number of registers specified by rh-rt. When there are no wait states, the values are as shown below.

PUSHSP: Minimum value is 0, maximum value is 32

POPSP: Minimum value is 0, maximum value is 12

Note A. This CPU does not support exclusive control for LDL.W and STC.W. Also, the LDL.W and STC.W instructions are handled as the LD.W and ST.W instructions, respectively.

Note B. This instruction is handled as the NOP instruction.

Remark 1. Example of execution clocks

Symbol	Description
issue	When the other instruction is executed immediately after the execution of the current instruction
repeat	When the same instruction is repeated immediately after the execution of the current instruction
latency	When the following instruction uses the result of the current instruction



APPENDIX C REGISTER INDEX

[A] ASID	55
[C]	
CTBP	54
CTPC	52
CTPSW	53
[E]	
[E] EBASE	64
EBASE	50
EBASE	50 43
EBASE EIIC	50 43 44

[F]
FEIC 51
FEPC 45
FEPSW 46
FEWR 57
[H]
HTCFG0 58
[1]
ICSR74
INTBP 65
INTCFG 75
ISPR72

[M]	
MCFG0	69
MCR	84
MCTL	70
MEA	59
MEI	60
MPATn	87
MPBRGN	82
MPLAn	85
MPM	79
MPRC	81
MPTRGN	83
MPUAn	86



APPENDIX D INSTRUCTION INDEX

[A]
ADD 145
ADDI 146
ADF 147
AND 148
ANDI 149
[B]
Bcond 150
BINS 152
BSH 153
BSW 154
[C]
CACHE 283
CALLT 155
CAXI 156
CLL 158
CLR1 159
CMOV 161
CMP 163
CTRET 164
[D]
DI 165
DISPOSE 166
DIV 168
DIVH 169
DIVHU 171
DIVQ 172
DIVQU 174
DIVU 176
[E]
El 177
EIRET 178

[F] FERET 179
FETRAP 180
[H]
HALT 182
HSH 183
HSW 184
[J]
JARL 185
JMP 187
JR 188
[L]
LD.B 189
LD.BU 190
LD.DW 192
LD.H 193
LD.HU 195
LD.W 197
LDL.W 199
LDSR 200
LOOP 201
[M]
MAC 202
MACU 203
MOV 204
MOVEA 206
MOVHI 207
MUL 208
MULH 209
MULHI 210
MULU 211
[N]
NOP 212

NOT213
NOT1214
[O]
OR216
ORI217
[P]
POPSP
PREF 284
PREPARE 220
PUSHSP
[R] RIE 224
ROTL 225
[S]
SAR 226
SASF 228
SATADD 229
SATSUB 231
SATSUBI 232
SATSUBR 233
SBF 234
SCH0L 235
SCH0R 236
SCH1L
SCH1R 238
SET1 239
SETF 241
SHL 243
SHR 244
SLD.B 245
SLD.BU 246
SLD.H
SLD.HU 248

SLD.W	249
SNOOZE	250
SST.B	252
SST.H	253
SST.W	254
ST.B	255
ST.DW	256
ST.H	257
ST.W	259
STC.W	261
STSR	262
SUB	263
SUBR	264
SWITCH	265
SXB	266
SXH	267
SYNCE	268
SYNCI	269
SYNCM	270
SYNCP	271
SYSCALL	272
Ш	
TRAP	274
TST	276
TST1	
[X]	
XOR	278
XORI	
	213
[Z]	000
ZXB	
ZXH	281



APPENDIX E REVISION HISTORY

E.1 Major Revisions in This Edition

Page	Description			
CHAPTE	R 4 EXCEPTIONS AND INTERRUPTS			
91	Table 4-1 Exception Cause List: State of EBV bit in the PSW register on	(b)		
	"SYSERR (System error input)" and "SYSERR (Error input during instruction			
	fetch)", changed			
CHAPTE	R 5 MEMORY MANAGEMENT			
117	Function added	(C)		
131, 132	5.4 Synchronization Function: Added	(C)		
CHAPTE	R 6 INSTRUCTION			
270	Special instruction "SYNCE": [Operation] and [Description] changed,	(C)		
	[Supplement] added			
271	Special instruction "SYNCI": [Operation], [Description] and [Supplement] changed			
272	Special instruction "SYNCM": [Operation] and [Description] changed,	(C)		
	[Supplement] added			
273	Special instruction "SYNCP": [Operation] and [Description] changed,	(C)		
	[Supplement] added			
APPEND	X A HAZARD RESOLUTION PROCEDURE FOR SYSTEM REGISTERS			
288	Description changed	(C)		

Remark: The classification in the table above means as follows.

(a): Error correction (b): Specifications added or changed (c): descriptions or notes added or changed



RH850G3K User's Manual: Software					
Publication Date:	Rev.1.00 Rev.1.10 Rev.1.20	Aug 25, 2014 Nov 30, 2015 Apr 25, 2016			
Published by:	Renesas Electronics Corporation				

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renease Electronics America Inc. 2801 Soci Houlevard Santa Clara: CA 95050-2549, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 2921 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-405-237-2004 Renease Electronics Curope Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1622-585-100, Fax: +44-1628-585-000 Renease Electronics Europe AmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-21-5630-10, Fax: +49-211-6503-13227 Renease Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZinChunLu Haidian District, Beijing 100191, P.R.China Tel: +89-11-555, Fax: +88-10-8235-7679 Renease Electronics Hong Mphil Co., Ltd. Room 1709, Quantum Plaza, No.27 ZinChunLu Haidian District, Shanghai, P. R. China 200333 Tel: +88-21-226-0888, Fax: +88-21-226-0899 Renease Electronics Hong Kong Limited Unit 8001-11611, 16167, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renease Electronics Taiwan Co., Ltd. 157, No. 385, Tu Shing North Road, Taipei 10543, Taiwan Tel: +862-24175-9600, Fax: +862-2475-9670 Renease Electronics Magnore PL Ltd. 80 Bendemeer Road, Unit 800-1619, Tobox B, Moara Amcorp, Amcorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +652-10200, Fax: +656-213-3000 Renease Electronics Malaysia Sdn.Bhd. No. 777C, 100 FeetRoad, H.AL II Stage, Indirangar, Bangalore, India Tel: +656-720500, Fax: +806-7208777 Renease Electronics Malaysia Sdn.Bhd. No. 777C, 100 FeetRoad, H.AL II Stage, Indirangar, Bangalore, India Tel: +656-712050, Fax: +806-7208777 Renease Electronics Malaysia Sdn.Bhd. No. 777C, 100 FeetRoad, H.AL II Stage, Indirangar, Bangalore, India Tel: +656-71205700, Fax: +806-7208777 Renease Electronics Malaysia Sdn.Bhd. 127, 234 Tehrenar-D, Gangnam-Gu, Scoul, 135-800, Korea Tel: +656-7208700, Fax: +816-2020-57781

RH850G3K

